參數(shù)資料
型號: TMS320DM355_07
廠商: Texas Instruments, Inc.
英文描述: Digital Media System-on-Chip (DMSoC)
中文描述: 數(shù)字媒體系統(tǒng)芯片(DMSoC)
文件頁數(shù): 71/158頁
文件大?。?/td> 1319K
代理商: TMS320DM355_07
www.ti.com
P
3.5.4
Peripheral Clocking Considerations
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463B–SEPTEMBER 2007–REVISED OCTOBER 2007
3.5.3.2.2
DM355-270 PLL2 (36 MHz reference)
All supported clocking configurations for DM355-270 PLL2 with 36 MHz reference clock are shown in
Table 3-5
Table 3-9. PLL2 Supported Clocking Configurations for DM355-270 (36 MHz reference)
PREDIV
PLLM
(m
POSTDIV
(/1 fixed)
PLL2 VCO
(MHz)
DDR PHY
DDR Clock
DDR_CLK
(MHz)
18
216
207
198
189
180
171
162
153
144
133
100
80
(/n programmable)
PLLDIV1
(/1 fixed)
1
1
1
1
1
1
1
1
1
1
1
1
1
SYSCLK1
(MHz)
36
432
414
396
378
360
342
324
306
288
266
200
160
programmable)
bypass
144
138
132
126
120
114
108
102
96
133
150
120
bypass
12
12
12
12
12
12
12
12
12
18
27
27
bypass
1
1
1
1
1
1
1
1
1
1
1
1
bypass
432
414
396
378
360
342
324
306
288
266
200
160
3.5.4.1
Video Processing Back End Clocking
The Video Processing Back End (VPBE) is a sub-module of the VPSS (Video Processing Subsystem).
The VPBE is designed to interface with a variety of LCDs and an internal DAC module. There are two
asynchronous clock domains in the VPBE: an internal clock domain and an external clock domain. The
internal clock domain is driven by the VPSS clock (PLL1 SYSCLK4). The external clock domain is
configurable; you can select one of five source:
24 MHz crystal input at MXI1
27 MHz crystal input at MXI2 (optional feature, not typically used)
PLL1 SYSCLK3
EXTCLK pin (external VPBE clock input pin)
PCLK pin (VPFE pixel clock input pin)
See the TMS320DM355 DMSoC Video Processing Back End (VPBE) User's Guide for complete
information on VPBE clocking.
3.5.4.2
USB Clocking
The USB Controller is driven by two clocks: an output clock of PLL1 (SYSCLK2) and an output clock of
the USB PHY.
NOTE
For proper USB 2.0 function, SYSCLK2 must be greater than 60 MHz.
The USB PHY takes an input clock that is configurable by the USB PHY clock source bits (PHYCLKSRC)
in the USB PHY control register (USB_PHY_CTL) in the System Control Module. When a 24 MHz crystal
is used at MXI1/MXO1, set PHYCLKSRC to 0. This will present a 24 MHz clock to the USB PHY. When a
36 MHz crystal is used at MXI1/MXO1, set PHYCLKSRC to 1. This will present a 12 MHz clock (36 MHz
Submit Documentation Feedback
Detailed Device Description
71
相關PDF資料
PDF描述
TMS320DM6446_07 Digital Media System-on-Chip
TMS320F2801X Digital Signal Processors
TMS320F2809_07 Digital Signal Processors
TMS320F28335_1 Variable Capacitance Diode for TV Tuner VHF Tuning; Ratings VR (V): 32; Characteristics n: 12.0 min; Characteristics rs (ohm) max: 0.85; Characteristics C (pF) max: C2 = 32.2 to 37.5 C25 = 2.57 to 3.0; Characteristics CVR/CVR: 2/25; Cl: 2.777; Package: UFP
TMS4024 9 X 64 DIGITAL STORAGE BUFFER (FIFO)
相關代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320DM355-216 制造商:Texas Instruments 功能描述:DMSOC ARM926EJ-S CORE 216MHZ 337BGA 制造商:Texas Instruments 功能描述:DMSOC, ARM926EJ-S CORE, 216MHZ, 337BGA
TMS320DM355CZCE135 制造商:Texas Instruments 功能描述:
TMS320DM355CZCE216 功能描述:處理器 - 專門應用 Dig Media System-on- Chip RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432
TMS320DM355CZCE270 功能描述:IC DGTL MEDIA SOC 337NFBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TMS320DM3x, DaVinci™ 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
TMS320DM355CZCEA13 功能描述:處理器 - 專門應用 Dig Media System-on- Chip RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432