參數(shù)資料
型號: TMXF84622
英文描述: TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper
中文描述: TMXF84622 155 Mbits/s/622 Mbits /秒接口的SONET / SDH x84/x63 Ultramapper
文件頁數(shù): 17/62頁
文件大小: 902K
代理商: TMXF84622
Agere Systems Inc.
17
Advance Data Sheet, Rev. 2
July 2001
SONET/SDH x84/x63 Ultramapper
TMXF84622 155 Mbits/s/622 Mbits/s Interface
2 The SONET/SDH Ultramapper
(continued)
The low-order path termination includes V5 byte termination, J2 path trace, Z6/N2 tandem connection, Z7/K4
enhanced RDI and low-order APS monitor, and the payload termination for asynchronous, byte- or bit-synchronous
signals. The V5 byte termination performs BIP-2 check (bit- or block-mode), REI count, RFI and RDI detection, sig-
nal label monitor, and automatic AIS insertion (which can be inhibited). The J2 monitor supports four different
modes as follows:
I
Cyclic check
I
SONET framing mode
I
SDH framing mode
I
Single byte check
In byte-synchronous modes, the receive demapper generates a frame synchronization signal to indicate the DS1
frame bit or the MSB of the E1 time-slot 0. Additionally, it provides the framer access to the received signaling bits.
Output of the VT mapper is a DS1/J1/E1 signal with a gapped clock. It can be overwritten with AIS automatically or
upon microprocessor request.
2.11.2 Transmit Direction
In the transmit direction, the VT mapper gets a clock, data, and frame synchronization signal from the cross con-
nect. The input is retimed and checked for a digital loss of clock (LOC), an AIS condition, and low zeros density. In
byte-synchronous mode, the input signal is additionally checked for loss of frame synchronization (LOFS).
A transmit elastic store synchronizes the incoming DS1/J1/E1 signals to the local STS-1 clock. In asynchronous
and bit-synchronous mode, it works as a bit-oriented (64-bit) FIFO, and in byte-synchronous mode as a byte-wide
(8-byte) buffer using a V5 byte marker bit (8-bit). Overflow or underflow conditions are monitored and reported.
In asynchronous and bit-synchronous mode, a fixed VT pointer of 78 (VT1.5/TU-11) and 105 (VT2/TU-12) is gener-
ated and the payload is mapped into the container using positive/null/negative bit stuffing mechanism (C- and
S-bits). In bit-synchronous mode, the bit stuffing mechanism is disabled. In byte-synchronous mode, a dynamic VT
pointer value is generated using the V5 marker implementing NORM, NDF, INC, and DEC pointers.
The VT POH generation comprises V5 byte with BIP2-generation, AIS-, signal label-, UNEQ-insertion, automatic
REI-, RFI-, RDI-, and enhanced RDI-generation (
Bellcore
*, ITU-T), J2 path trace insertion via microprocessor,
Z6/N2 byte insertion, and Z7/K4 byte insertion via microprocessor or low-order path overhead (LOPOH) access
channel.
The data stream is synchronized to the received 2 kHz synchronization pulse and multiplexed to form the
STS-1/AU-3 signal, which is then output to the SPE mapper.
When operating in byte-synchronous mode, the phase and signaling bits from the framer are stored and inserted
into the mapped frame.
2.12 M13/M23 Multiplexer
The M13 is a highly-configurable multiplexer/demultiplexer. It can operate as an M13 in either the C-bit parity or
M23 mode, a mixed M13/M23, or an M23. In the C-bit parity mode, the M13 provides a far-end alarm and control
(FEAC) code generator and receiver, an HDLC transmitter and receiver, and automatic far-end block error (FEBE)
generation.
*
Bellcore
is now Telecordia TEchnologies, Inc.
相關(guān)PDF資料
PDF描述
TN2-L-H-3V SLIM POLARIZED RELAY
TN2-L-H-48V SLIM POLARIZED RELAY
TN2-L-H-4V SLIM POLARIZED RELAY
TN2-L-H-5V SLIM POLARIZED RELAY
TN2-L-H-6V SLIM POLARIZED RELAY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMXF846221BL-3-DB 制造商:LSI Corporation 功能描述:Mapper DS3/E3/DS2/DS1/DS0/E1 SONET/SDH 155Mbps/622Mbps 1.5V/3.3V 700-Pin BGA Bag
TMXM-0-49 制造商:Brady Corporation 功能描述:
TMXM-11 制造商:Brady Corporation 功能描述:
TMXM-1-10-PK 制造商:Brady Corporation 功能描述:MICRO CONSECUTIVE NOS. REPEAT - LEGEND: 1-10
TMXM-1-25-PK 制造商:Brady Corporation 功能描述:MICRO CONSECUTIVE NOS. REPEAT - LEGEND: 1-25