參數(shù)資料
型號： TPS65072TRSLRQ1
廠商： TEXAS INSTRUMENTS INC
元件分類： 電源管理
英文描述： POWER SUPPLY SUPPORT CKT, PQCC48
封裝： 6 X 6 MM, 0.4 MM PITCH, PLASTIC, QFN-48
文件頁數(shù)： 57/90頁
文件大小： 1375K
代理商： TPS65072TRSLRQ1
SLVSAP7 – JANUARY 2011
www.ti.com
LDO_CTRL1. Register Address: 16h
LDO_CTRL1
B7
B6
B5
B4
B3
B2
B1
BO
Bit name and function
LDO_SQ2
LDO_SQ1
LDO_SQ0
LDO1[3]
LDO1[2]
LDO1[1]
LDO1[0]
Default value loaded by:
UVLO
Read/write
R/W
R
R/W
Bit 7..5
LDO_SQ2 to LDO_SQ0: power-up sequencing: (power down sequencing is the reverse)
000 = LDO1 and LDO2 are enabled as soon as device is in ON-state by pulling PB_IN=LOW or
POWER_ON=HIGH
001 = LDO1 and LDO2 are enabled after DCDC3 was enabled and its power good Bit is high.
010 = external pin at “EN_EXTLDO” is driven HIGH first, after >1ms LDO2 is enabled, LDO1 is
enabled at the same time with DCDC3. EN_EXTLDO is driven LOW by going into OFF-state, LDO2
is disabled at the same time with EN_EXTLDO going LOW. Disabling LDO2 in register CON_CTRL1
will not drive EN_EXTLDO=LOW. (Atlas4)
011 = LDO1 is enabled 300us after PGOOD of DCDC1, LDO2 is off. LDO2 can be enabled/disabled
by an I2C command in register CON_CTRL1.
100 = LDO1 is enabled after DCDC1 shows power good; LDO2 is enabled with DCDC3
101 = LDO1 is enabled with DCDC2; LDO2 is enabled after DCDC1 is enabled and its power good
Bit is high
110 = LDO1 is enabled 10ms after DCDC2 is enabled and its power good Bit is high, LDO2 is off.
LDO2 can be enabled / disabled by an I2C command in register CON_CTRL1.
111 = external pin at EN_EXTLDO is driven HIGH first, after >1ms LDO2 is enabled, LDO1 is
enabled when EN_DCDC3 pin is pulled high AND DCDC3 is power good (first power–up from OFF
state). LDO1 is disabled when EN_DCDC3 pin goes LOW for SLEEP mode. LDO2 is disabled at the
same time with DCDC2 and DCDC1 during shutdown (Sirf PRIMA).
Automatic sequencing sets the enable Bits of the LDOs accordingly, so the LDOs can be enabled or disabled
by the I2C interface in ON-state.
All sequencing options that define a ramp in sequence for the DCDC converters and the LDOs, (not at the
same time) are timed such that the power good signal triggers the start for the next converter. If there is a time
defined such as 1ms delay, the timer is started after the power good signal of the previous converter is high.
LDO enable is delayed by 170us internally to match the delay for the DCDC converters. By this, for sequencing
options that define a ramp at the same time for an LDO and a DCDC converter, it is made sure they will ramp
at the same time, given the fact the DCDC converters have an internal 170us delay as well.
60
Copyright 2011, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
TC151B4217EOA723 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
TC151B2419EOA713 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
TC151A5721EOA723 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
TC151B1528EOA723 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
TC151B5830EOA723 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS650731EVM-430 功能描述:電源管理IC開發(fā)工具 TPS650731 Eval Mod RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
TPS650731RSLR 功能描述:PMIC 解決方案 5Ch Pwr Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
TPS650731RSLT 功能描述:PMIC 解決方案 5Ch Pwr Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
TPS650732EVM-430 功能描述:電源管理IC開發(fā)工具 TPS650732 Eval Mod RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
TPS650732RSLR 功能描述:PMIC 解決方案 5Ch Pwr Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*