- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄272329 > TS87C51RD2-VLMR (ATMEL CORP) 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | TS87C51RD2-VLMR |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | 1.40 MM HEIGHT, VQFP-64 |
| 文件頁數(shù)： | 45/83頁 |
| 文件大小： | 8336K |
| 代理商： | TS87C51RD2-VLMR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
41
8021G–AVR–03/11
ATmega329P/3290P
9.10.6
Port Pins
When entering a sleep mode, all port pins should be configured to use minimum power. The
most important is then to ensure that no pins drive resistive loads. In sleep modes where both
the I/O clock (clk
I/O) and the ADC clock (clkADC) are stopped, the input buffers of the device will
be disabled. This ensures that no power is consumed by the input logic when not needed. In
some cases, the input logic is needed for detecting wake-up conditions, and it will then be
enabled. Refer to the section ”Digital Input Enable and Sleep Modes” on page 67 for details on
which pins are enabled. If the input buffer is enabled and the input signal is left floating or have
an analog signal level close to V
CC/2, the input buffer will use excessive power.
For analog input pins, the digital input buffer should be disabled at all times. An analog signal
level close to V
CC/2 on an input pin can cause significant current even in active mode. Digital
input buffers can be disabled by writing to the Digital Input Disable Registers (DIDR1 and
DIDR0). Refer to ”DIDR1 – Digital Input Disable Register 1” on page 212 and ”DIDR0 – Digital
Input Disable Register 0” on page 229 for details.
9.10.7
JTAG Interface and On-chip Debug System
If the On-chip debug system is enabled by the OCDEN Fuse and the chip enter Power down or
Power save sleep mode, the main clock source remains enabled. In these sleep modes, this will
contribute significantly to the total current consumption. There are three alternative ways to
avoid this:
Disable OCDEN Fuse.
Disable JTAGEN Fuse.
Write one to the JTD bit in MCUCR.
The TDO pin is left floating when the JTAG interface is enabled while the JTAG TAP controller is
not shifting data. If the hardware connected to the TDO pin does not pull up the logic level,
power consumption will increase. Note that the TDI pin for the next device in the scan chain con-
tains a pull-up that avoids this problem. Writing the JTD bit in the MCUCR register to one or
leaving the JTAG fuse unprogrammed disables the JTAG interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS87C51RB2-VLEB | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP44 |
| TS80C52X2-LLCB | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 |
| TS80C51RA2-VLBB | 8-BIT, 40 MHz, MICROCONTROLLER, PQCC44 |
| TS87C52X2-VLEB | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP44 |
| TS87C54X2-VLBB | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS87C51U2 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:Double UART 8-bit CMOS Microcontroller, 0-60 MHz |
| TS87C51U2-EA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TS87C51U2-EB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TS87C51U2-EE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TS87C51U2-EJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。