- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄272329 > TS87C51RD2-VLMR (ATMEL CORP) 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | TS87C51RD2-VLMR |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | 1.40 MM HEIGHT, VQFP-64 |
| 文件頁(yè)數(shù)： | 7/83頁(yè) |
| 文件大小： | 8336K |
| 代理商： | TS87C51RD2-VLMR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)
15
8021G–AVR–03/11
ATmega329P/3290P
6.6.1
SPH and SPL – Stack pointer High and Stack Pointer Low
6.7
Instruction Execution Timing
This section describes the general access timing concepts for instruction execution. The
Atmel
AVR CPU is driven by the CPU clock clk
CPU, directly generated from the selected clock
source for the chip. No internal clock division is used.
Figure 6-4 shows the parallel instruction fetches and instruction executions enabled by the Har-
vard architecture and the fast-access Register File concept. This is the basic pipelining concept
to obtain up to 1 MIPS per MHz with the corresponding unique results for functions per cost,
functions per clocks, and functions per power-unit.
Figure 6-4.
The Parallel Instruction Fetches and Instruction Executions
Figure 6-5 shows the internal timing concept for the Register File. In a single clock cycle an ALU
operation using two register operands is executed, and the result is stored back to the destina-
tion register.
Bit
1514131211
10
9
8
SP15
SP14
SP13
SP12
SP11
SP10
SP9
SP8
SPH
SP7
SP6
SP5
SP4
SP3
SP2
SP1
SP0
SPL
76
543210
Read/Write
R/W
R/WR/W
R/W
Initial Value
0
000000
00
000000
clk
1st Instruction Fetch
1st Instruction Execute
2nd Instruction Fetch
2nd Instruction Execute
3rd Instruction Fetch
3rd Instruction Execute
4th Instruction Fetch
T1
T2
T3
T4
CPU
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS87C51RB2-VLEB | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP44 |
| TS80C52X2-LLCB | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 |
| TS80C51RA2-VLBB | 8-BIT, 40 MHz, MICROCONTROLLER, PQCC44 |
| TS87C52X2-VLEB | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP44 |
| TS87C54X2-VLBB | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS87C51U2 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:Double UART 8-bit CMOS Microcontroller, 0-60 MHz |
| TS87C51U2-EA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TS87C51U2-EB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TS87C51U2-EE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TS87C51U2-EJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。