參數(shù)資料
型號： TSB41AB3
英文描述： IC APEX 20KE FPGA 400K 672-FBGA
中文描述： 3個(gè)IEEE 1394a端口電纜收發(fā)器/仲裁器
文件頁數(shù)： 30/50頁
文件大?。?/td> 662K
代理商： TSB41AB3
SLLS418G
–
JUNE 2000
–
REVISED JANUARY 2003
30
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
PHY-Link layer interface
The TSB41AB3 is designed to operate with an LLC such as the Texas Instruments TSB12LV21, TSB12LV22,
TSB12LV23, TSB12LV26, TSB12LV31, TSB12LV41, TSB12LV42, or TSB12LV01A. Details of operation for the
Texas Instruments LLC devices are found in the respective LLC data sheets. The following paragraphs describe
the operation of the PHY-LLC interface.
The interface to the LLC consists of the SYSCLK, CTL0
–
CTL1, D0
–
D7, LREQ, LPS, C/LKON, and ISO
terminals on the TSB41AB3, as shown in Figure 13.
ISO
ISO
C/LKON
LPS
SYSCLK
LREQ
D0
–
D7
CTL0
–
CTL1
Link
Layer
Controller
TSB41AB3
ISO
Figure 13. PHY-LLC Interface
The SYSCLK terminal provides a 49.152-MHz interface clock. All control and data signals are synchronized to,
and sampled on, the rising edge of SYSCLK.
The CTL0 and CTL1 terminals form a bidirectional control bus, that controls the flow of information and data
between the TSB41AB3 and LLC.
The D0
–
D7 terminals form a bidirectional data bus that is used to transfer status information, control information,
or packet data between the devices. The TSB41AB3 supports S100, S200, and S400 data transfers over the
D0
–
D7 data bus. In S100 operation only the D0 and D1 terminals are used; in S200 operation only the D0
–
D3
terminals are used; and in S400 operation all D0
–
D7 terminals are used for data transfer. When the TSB41AB3
is in control of the D0
–
D7 bus, unused Dn terminals are driven low during S100 and S200 operations. When
the LLC is in control of the D0
–
D7 bus, unused Dn terminals are ignored by the TSB41AB3.
The LREQ terminal is controlled by the LLC to send serial service requests to the PHY in order to request access
to the serial-bus for packet transmission, read or write PHY registers, or control arbitration acceleration.
The LPS and C/LKON terminals are used for power management of the PHY and LLC. The LPS terminal
indicates the power status of the LLC and may be used to reset the PHY-LLC interface or to disable SYSCLK.
The C/LKON terminal is used to send a wake-up notification to the LLC and to indicate an interrupt to the LLC
when either LPS is inactive or the PHY register L bit is zero.
The ISO terminal is used to enable the output differentiation logic on the CTL0
–
CTL1 and D0
–
D7 terminals.
Output differentiation is required when an isolation barrier of the type described in Annex J type isolation barrier
is implemented between the PHY and LLC.
The TSB41AB3 normally controls the CTL0
–
CTL1 and D0
–
D7 bidirectional buses. The LLC is allowed to drive
these buses only after the LLC has been granted permission to do so by the PHY.
相關(guān)PDF資料
PDF描述
TSB41BA3-EP IC APEX 20KE FPGA 400K 672-FBGA
TSB41LV03PFP IC APEX 20KE FPGA 600K 652-BGA
TSB41AB2I IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER
TSB41LV03AI IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
TSC692E 672-pin FineLine BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB41AB3-EP 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394A-2000 THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41AB3IPFP 功能描述:緩沖器和線路驅(qū)動器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB3IPFP 制造商:Texas Instruments 功能描述:IC TRX/ARBITER 1394A 3 PORT 80HTQFP
TSB41AB3IPFPEP 功能描述:1394 接口集成電路 Mil Enh 3-Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB41AB3IPFPG4 制造商:Texas Instruments 功能描述:THREE PORT CBL TRNSCVR/ARBITER 1TX 1RX 400MBPS 80HTQFP - Rail/Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*