參數(shù)資料
型號(hào): TSPC106AVGU83CE
英文描述: MEMORY CONTROLLER
中文描述: 內(nèi)存控制器
文件頁(yè)數(shù): 33/40頁(yè)
文件大?。?/td> 569K
代理商: TSPC106AVGU83CE
33
TSPC106
2102B
HIREL
02/02
PCI Interface
The TSPC106
s PCI interface is compliant with the PCI Local Bus Specification, Revi-
sion 2.1, and follows the guidelines in the PCI System Design Guide, Revision 1.0 for
host bridge architecture. The PCI interface connects the processor and memory buses
to the PCI bus, to which I/O components are connected. The PCI bus uses a 32-bit mul-
tiplexed address/data plus various control and error signals.
The PCI interface of the TSPC106 functions as both a master and target device. As a
master, the TSPC106 supports read and write operations to the PCI memory space, the
PCI I/O space, and the PCI configuration space. The TSPC106 also supports PCI spe-
cial-cycle and interrupt-acknowledge commands. As a target, the TSPC106 supports
read and write operations to system memory. Mode selectable big-endian to little-endian
conversion is supplied at the PCI interface.
Internal buffers are provided for I/O operation between the PCI bus and the 60x proces-
sor or memory. Processor read and write operations each have a 32-byte buffer and
memory operation has one 32-byte read buffer and two 32-byte write buffers.
System Design
Information
This section provides electrical and thermal design recommendations for successful
application of the TSPC106.
PLL Configuration
The TSPC106 requires a single system clock input, SYSCLK. The SYSCLK frequency
dictates the frequency of operation for the PCI bus. An internal PLL on the TSPC106
generates a master clock that is used for all of the internal (core) logic. The master clock
provides the core frequency reference and is phase-locked to the SYSCLK input. The
60x processor, L2 cache and memory interfaces operate at the core frequency. In the
5:2 clock mode (Rev. 4.0 only), the TSPC106 needs to sample the 60x bus clock (on the
LBCLAIM configuration input) to resolve clock phasing with the PCI bus clock
(SYSCLK).
The PLL is configured by the PLL[0:3] signals. For a given SYSCLK (PCI bus) fre-
quency, the clock mode configuration signals (PLL[0:3]) set the core frequency (and the
frequency of the VCO controlling the PLL lock). The supported core and VCO frequen-
cies and the corresponding PLL[0:3] settings are provided in Table 19.
相關(guān)PDF資料
PDF描述
TSPC106AVGU83CG MEMORY CONTROLLER
TSPC106AMG66CE MEMORY CONTROLLER
TSPC106AMG66CG MEMORY CONTROLLER
TSPC106AMG83CE MEMORY CONTROLLER
TSPC106AMG83CG MEMORY CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSPC106AVGU83CG 功能描述:IC PCI MEM CTRLR 83MHZ 303CBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
TSPC120-124 制造商:Traco Power 功能描述:AC-DC CONV, DIN RAIL, 1 O/P, 120W, 5A, 24V; Power Supply Output Type:Adjustable, Fixed; Input Voltage VAC:85V to 132V, 187V to 264V; No. of Outputs:1; Output Voltage Nom.:24V; Output Current Max:5A; Output Power Max:120W ;RoHS Compliant: Yes 制造商:Traco Power 功能描述:DIN Rail PSU 24Vdc, 120W, 5A
TSPC240-124 制造商:Traco Power 功能描述:AC-DC CONV, DIN RAIL, 1 O/P, 240W, 10A, 24V; Power Supply Output Type:Adjustable, Fixed; Input Voltage VAC:85V to 132V, 187V to 264V; No. of Outputs:1; Output Voltage Nom.:24V; Output Current Max:10A; Output Power Max:240W ;RoHS Compliant: Yes 制造商:Traco Power 功能描述:DIN Rail PSU 24Vdc, 240W, 10A
TSPC480-124 制造商:Traco Power 功能描述:AC-DC CONV, DIN RAIL, 1 O/P, 480W, 20A, 24V; Power Supply Output Type:Adjustable, Fixed; Input Voltage VAC:85V to 132V, 187V to 264V; No. of Outputs:1; Output Voltage Nom.:24V; Output Current Max:20A; Output Power Max:480W ;RoHS Compliant: Yes 制造商:Traco Power 功能描述:DIN Rail PSU 24Vdc, 480W, 20A
TSPC603EMA5L 制造商:e2v 功能描述: 制造商:e2v technologies 功能描述: