- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385951 > TVP3020-175 (Texas Instruments, Inc.) Video Interface PALETTE(視頻接口調(diào)色器) PDF資料下載
參數(shù)資料
| 型號： | TVP3020-175 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Video Interface PALETTE(視頻接口調(diào)色器) |
| 中文描述： | 視頻接口盒（視頻接口調(diào)色器） |
| 文件頁數(shù)： | 68/98頁 |
| 文件大?。?/td> | 582K |
| 代理商： | TVP3020-175 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當(dāng)前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
3–6
3.6 Switching Characteristics (Continued)
PARAMETER
TVP3020-175
MIN
TYP
TVP3020-200
TYP
UNIT
MAX
MIN
MAX
SCLK frequency (CLOAD
≤
15 pF)
(see Note 10)
SCLK frequency (CLOAD
≤
60 pF)
(see Note 10)
RCLK, VCLK frequency (see Note 10)
Enable time, RD low to D(0 – 7) valid
Disable time, RD high to D(0 – 7)
disabled
Valid time, D(0 – 7) valid after RD high
Propagation delay, SFLAG
↑
to SCLK
high (see Note 10 and 11)
Delay time, RD low to D(0 – 7) starting to
turn on
Delay time, selected input clock high/low
to DOTCLK (internal signal) high/low
Delay time, SCLK high/low to RCLK
high/low (see Note 12)
Delay time, VCLK high/low to RCLK
high/low (see Note 12)
Delay time, RCLK high/low from
DOTCLK high/low (internal signal)
Delay time, LCLK from RCLK
Delay time, DOTCLK high to
IOR/IOG/IOB active (analog output delay
time) (seeNote13)
Analog output settling time(seeNote 14)
Delay time, DOTCLK high to
HSYNCOUT and VSYNCOUT valid
Analog output rise time (see Note 15)
Analog output skew
NOTES: 10. SCLK can drive an output capacitive load up to 60 pF. The worst-case transition time between the 10% and
90% levels is less than 4 ns (typical 3 ns). RCLK and VCLK can drive output capacitive loads up to 15 pF,
with worst case transition times between 10% and 90% levels less than 4 ns (typical 3 ns).
11. This parameter applies when the split shift register transfer (SSRT) function is enabled. See Section 2.15
for details.
12. The SCLK and VCLK delay time to RCLK depends on the load that the signals drive. This parameter is
measured with an RCLK to VCLK ratio of 1:1, and VCLK = RCLK load of 15 pF and SCLK load of 60 pF.
13. Measured from the 90% point of the rising edge of DOTCLK to 50% of the full-scale transition.
14. Measured from the 50% point of the full-scale transition to the point at which the output has settled, within
±
1 LSB (settling time does not include clock and data feedthrough).
15. Measured between 10% and 90% of the full-scale transition.
87.5
100
MHz
85
85
MHz
87.5
40
100
40
MHz
ns
ten1
tdis1
17
17
ns
tv1
5
5
ns
tPLH1
0
20
0
20
ns
td1
5
5
ns
td2
7
7
ns
td3
1
2
5
1
2
5
ns
td4
1
3
6
1
3
6
ns
td5
7
7
ns
td6
tRCLK-7
tRCLK-7
ns
td7
4
4
ns
td8
5
5
ns
td9
9
9
ns
tr
2
2
ns
ns
0
2
0
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TVP3020-135 | Video Interface PALETTE(視頻接口調(diào)色器) |
| TVP3025-135 | Video Interface PALETTE(三PLL，視頻接口調(diào)色器) |
| TVP3025-175 | Video Interface PALETTE(三PLL，視頻接口調(diào)色器) |
| TVP3030-175 | Video Interface PALETTE Exract(1600×1200，24位真彩色視頻接口調(diào)色器) |
| TVP3030-220 | Video Interface PALETTE Exract(1600×1200，24位真彩色視頻接口調(diào)色器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TVP3020-175MDN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TVP3020-175PCE | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TVP3020-200MDN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TVP3020-200PCE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| TVP3020-220MDN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。