- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385951 > TVP5031TQFP (Texas Instruments, Inc.) NTSC/PAL VIDEO DECODER PDF資料下載
參數(shù)資料
| 型號(hào)： | TVP5031TQFP |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | NTSC/PAL VIDEO DECODER |
| 中文描述： | NTSC / PAL視頻解碼器 |
| 文件頁(yè)數(shù)： | 14/85頁(yè) |
| 文件大?。?/td> | 378K |
| 代理商： | TVP5031TQFP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)
1–6
1.6
Terminal Functions (Continued)
TERMINAL
I/O
DESCRIPTION
NAME
Miscellaneous Signals
NO.
RSTOUTB
22
O
Reset output, active low
RSTINB
23
I
Reset input, active low
OEB
24
I/O
Output enable for Y and UV terminals. Output enable is also controllable via the host port. When this terminal
is a logic 1 forces Y and UV output terminals to high impedance states (active low).
GLCO
31
I/O
This serial output carries color PLL information. A slave device can decode the information to allow chroma
frequency control by the TVP5031. Data is transmitted at the SCLK rate. Additionally, this terminal, in
conjunction with PALI and FID, is used to determine the host port mode configuration during initial powerup.
General-purpose control logic. This terminal has three functions:
1) General-purpose output. In this mode the state of GPCL is directly programmed via the host port.
2) Vertical blank output. In this mode the GPCL terminal is used to indicate the vertical blanking interval
of the output video. The beginning and end times of this signal are programmable via the host port.
3) Sync lock control input. In this mode when GPCL is high, the output clock frequencies and the sync timing
are forced to nominal values.
GPCL
38
I/O
CLAMP1,
CLAMP2
2,
13
O
Clamp voltage outputs. Connect a 0.1
μ
F decoupling capacitor from each terminal to AGND.
NC
10, 11, 14,
15
No connection
BG
Power Supplies
1
O
Connect a 1.0-
μ
F capacitor from this terminal to AGND.
AFE_VDD
AFE_GND
18
Analog supply. Connect to 3.3-V analog supply
16
Analog ground
AGND
3, 12
Analog grounds
AVDD
DGND
6, 9
Analog supply. Connect to 3.3-V analog supply
37, 47, 57,
68
Digital grounds
PLL_AGND
20
PLL ground. Connect to analog ground
PLL_AVDD
DVDD
19
PLL supply. Connect to 3.3-V analog supply
34, 44, 54,
65, 75
Digital supply. Connect to 3.3-V
NSUB
17
Substrate ground. Connect to analog ground
A/D reference supply. Connect a 4.7-
μ
F capacitor from each terminal to AGND. Connect a 1.0-
μ
F capacitor
across the REFM and REFP terminals.
REFP
8
O
REFM
Sync Signals
7
O
AVID
28
I/O
Active video indicator. This signal is high during the horizontal active time of the video output on the Y and
UV terminals. AVID continues to toggle during vertical blanking intervals.
This terminal may be placed in a high-impedance state. During reset, AVID is an input, used to program the
behavior of Y[9:0], UV[9:0], HSYN, VSYN, AVID and FID immediately after the completion of reset. If AVID
is pulled up during reset, Y[9:0], UV[9:0], HSYN, VSYN, AVID, PALI and FID will be actively driving after
reset. If AVID is pulled down during reset, Y[9:0], UV[9:0], HSYN, VSYN, AVID, PALI and FID will remain
in high-impedance state after reset.
FID
33
I/O
Odd/even field indicator or vertical lock indicator. For odd/even indicator, a logic 1 indicates the odd field.
For vertical lock indicator, a logic 1 indicates the internal vertical PLL is in a locked state. Additionally, this
terminal in conjunction with GLCO and PALI is used to determine the host port configuration during initial
power up and reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TVP5031CPFP | Color Decoder Circuit |
| TVR4J | TOSHIBA Fast Recovery Diode Silicon Diffused Type High Speed Rectifier Applications (fast recovery) |
| TVR4N | TOSHIBA Fast Recovery Diode Silicon Diffused Type High Speed Rectifier Applications (fast recovery) |
| TVU001 | 14 pin DIP, 5.0 Volt, HCMOS/TTL, Clock Oscillator |
| TVU002 | 14 pin DIP, 5.0 Volt, HCMOS/TTL, Clock Oscillator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TVP5040 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:NTSC/PAL Digital Video Decoder With Macrovision Detection |
| TVP5040CPFP | 功能描述:IC NTSC/PAL VIDEO DECODER 80TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| TVP5040CPFPG4 | 功能描述:IC NTSC/PAL VIDEO DECODER 80TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| TVP5040EVM | 制造商:Texas Instruments 功能描述:EVAL BD TVP5040EVM USER S GUIDE - Bulk |
| TVP5145 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NTSC/PAL/SECAM/Component Digital Video Decoder With Macrovision(TM) Detection |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。