參數(shù)資料
型號: UPD30550F2-300-NN1
廠商: NEC Corp.
英文描述: VR5500⑩ 64-/32-BIT MICROPROCESSOR
中文描述: VR5500⑩64-/32-BIT微處理器
文件頁數(shù): 5/27頁
文件大小: 569K
代理商: UPD30550F2-300-NN1
Data Sheet U15700EJ1V0DS
5
μ
PD30550
PIN NAMES
BigEndian:
BKTGIO#:
BusMode:
ColdReset#:
DisDValidO#:
DivMode(2:0):
DrvCon:
DWBTrans#:
ExtRqst#:
IC
Int(5:0)#:
JTCK:
JTDI:
JTDO:
JTMS:
JTRST#:
NMI#:
NTrcClk:
NTrcData(3:0) :
NTrcEnd:
O3Return#:
Remark
# indicates active low.
Big endian
Break/trigger input/output
Bus mode
Cold reset
Disable delay ValidOut#
Divide mode
Driver control
Doubleword block transfer
External request
Internally connected
Interrupt
JTAG clock
JTAG data input
JTAG data output
JTAG mode select
JTAG reset
Non-maskable interrupt
N-Trace clock
N-Trace data output
N-Trace end
Out-of-Order Return mode
PReq#:
RdRdy#:
Release#:
Reset#:
SysAD(63:0):
SysADC(7:0):
Processor request
Read ready
Release
Reset
System address/data bus
System address/data check
bus
System clock
System command/data
identifier bus
System bus identifier
Timer interrupt selection
Valid input
Valid output
Power supply for CPU core
Power supply for I/O
Noise Sensitive V
DD
for PLL
Ground
Noise Sensitive V
SS
for PLL
Write ready
SysClock:
SysCmd(8:0):
SysID(2:0):
TIntSel:
ValidIn#:
ValidOut#:
V
DD
:
V
DD
IO:
V
DD
PA1, V
DD
PA2:
V
SS
:
V
SS
PA1, V
SS
PA2:
WrRdy#:
相關(guān)PDF資料
PDF描述
UPD30550F2-400-NN1 VR5500⑩ 64-/32-BIT MICROPROCESSOR
UPD4168 8,192 x 8-BIT NMOS XRAM
UPD4168C-15 8,192 x 8-BIT NMOS XRAM
UPD4168C-20 8,192 x 8-BIT NMOS XRAM
UPD4168C 8,192 x 8-BIT NMOS XRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD30550F2-400-NN1 制造商:NEC 制造商全稱:NEC 功能描述:VR5500⑩ 64-/32-BIT MICROPROCESSOR
UPD30700LRS-225 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
UPD30700LRS-250 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
UPD30700RS-180 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
UPD30700RS-200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor