User’s Manual U18854EJ2V0UD
15
16.12 Arbitration ..............................................................................................................................771
16.13 Wakeup Function ..................................................................................................................772
16.14 Communication Reservation ...............................................................................................773
16.14.1 When communication reservation function is enabled (IICF0.IICRSV0 bit = 0) ....................... 773
16.14.2 When communication reservation function is disabled (IICF0.IICRSV0 bit = 1) ...................... 777
16.15 Cautions .................................................................................................................................778
16.16 Communication Operations .................................................................................................779
16.16.1 Master operation in single master system ............................................................................... 780
16.16.2 Master operation in multimaster system .................................................................................. 781
16.16.3 Slave operation........................................................................................................................ 784
16.17 Timing of Data Communication ...........................................................................................787
CHAPTER 17 DMA FUNCTION (DMA CONTROLLER) ....................................................................794
17.1
Features..................................................................................................................................794
17.2
Configuration .........................................................................................................................795
17.3
Registers ................................................................................................................................796
17.4
Transfer Targets ....................................................................................................................804
17.5
Transfer Modes......................................................................................................................804
17.6
Transfer Types.......................................................................................................................805
17.7
DMA Channel Priorities ........................................................................................................806
17.8
Time Related to DMA Transfer.............................................................................................806
17.9
DMA Transfer Start Factors .................................................................................................807
17.10 DMA Abort Factors................................................................................................................808
17.11 End of DMA Transfer.............................................................................................................808
17.12 Operation Timing...................................................................................................................808
17.13 Cautions .................................................................................................................................813
CHAPTER 18 INTERRUPT/EXCEPTION PROCESSING FUNCTION ...............................................818
18.1
Features..................................................................................................................................818
18.2
Non-Maskable Interrupts ......................................................................................................829
18.2.1
Operation................................................................................................................................. 831
18.2.2
Restore.................................................................................................................................... 832
18.2.3
NP flag..................................................................................................................................... 833
18.3
Maskable Interrupts ..............................................................................................................834
18.3.1
Operation................................................................................................................................. 834
18.3.2
Restore.................................................................................................................................... 836
18.3.3
Priorities of maskable interrupts .............................................................................................. 837
18.3.4
Interrupt control register (xxICn) .............................................................................................. 841
18.3.5
Interrupt mask registers 0 to 5 (IMR0 to IMR5)........................................................................ 844
18.3.6
In-service priority register (ISPR)............................................................................................. 848
18.3.7
ID flag ...................................................................................................................................... 849
18.3.8
Watchdog timer mode register 2 (WDTM2) ............................................................................. 849
18.4
Software Exception ...............................................................................................................850
18.4.1
Operation................................................................................................................................. 850
18.4.2
Restore.................................................................................................................................... 851
18.4.3
EP flag..................................................................................................................................... 852
18.5
Exception Trap ......................................................................................................................853
18.5.1
Illegal opcode definition ........................................................................................................... 853