- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378746 > UPD72852AGB-8EU (NEC Corp.) IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI PDF資料下載
參數(shù)資料
| 型號： | UPD72852AGB-8EU |
| 廠商： | NEC Corp. |
| 英文描述： | IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI |
| 中文描述： | 1個(gè)IEEE1394a 2000年的要求400 Mbps的雙端口PHY的大規(guī)模集成電路 |
| 文件頁數(shù)： | 1/48頁 |
| 文件大?。?/td> | 373K |
| 代理商： | UPD72852AGB-8EU |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
2003
The mark
shows major revised points.
μ
PD72852A
MOS INTEGRATED CIRCUIT
DATA SHEET
IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI
Document No.
Date Published
Printed in Japan
S16725EJ2V0DS00 (2nd edition)
March 2004 NS CP (K)
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
The
μ
PD72852A is a two-port physical layer LSI that complies with the IEEE1394a-2000 specifications.
FEATURES
The two-port physical layer LSI complies with IEEE1394a-2000
Fully interoperable with IEEE1394 std 1394 Link (FireWire
TM
, i.LINK
TM
)
Meets Intel
TM
Mobile Power Guideline 2000
Full IEEE1394a-2000 support includes: Suspend/Resume, connection debounce, arbitrated short bus reset, multi-speed
concatenation, arbitration acceleration, fly-by concatenation
Suspend Debounce timer for ESD
“BIAS Detected” signal output
Double speed signal filter for BIAS Ringing
Small package: 64-pin plastic LQFP
Super low power : 68 mA (Operating mode)
: 115
μ
A (Suspend mode)
Data rate: 400/200/100 Mbps
Supports PHY pinging and remote PHY access packets
3.3 V single power supply (if power not supplied via node: 3.0 V single power supply)
24.576 MHz crystal clock generation, 393.216 MHz PLL multiplying frequency
64-bit flexible register incorporated in PHY register
Electrically isolated Link interface
Supports LPS/Link-on as part of PHY/Link interface
External filter capacitors for PLL not required
Extended Resume signaling for compatibility with legacy DV devices
System power management by signaling of node power class information
Cable power monitor (CPS) is equipped
ORDERING INFORMATION
Part number
Package
μ
PD72852AGB-8EU
64-pin plastic LQFP (10
×
10)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD72870 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72870F1-FA2 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72871GM-8ED | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72871 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72870GM-8ED | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD74HC04C | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD750068GT-396 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7507C189 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD7508CU265 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD75208 | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。