- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378746 > UPD72852AGB-8EU (NEC Corp.) IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI PDF資料下載
參數(shù)資料
| 型號： | UPD72852AGB-8EU |
| 廠商： | NEC Corp. |
| 英文描述： | IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI |
| 中文描述： | 1個IEEE1394a 2000年的要求400 Mbps的雙端口PHY的大規(guī)模集成電路 |
| 文件頁數(shù)： | 30/48頁 |
| 文件大?。?/td> | 373K |
| 代理商： | UPD72852AGB-8EU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Data Sheet S16725EJ2V0DS
30
μ
PD72852A
4.5 Transmit Status
Pin D0, D1 of the
μ
PD72852A transmits status information to the Link. Status is asserted to CTL while transmitting
Status. The status transmission is interrupted if the serial bus receives a packet which contains states other than
status to CTL. Between two status transmissions, assert Idle to CTL for at least one SCLK cycle.
The
μ
PD72852A transmits status in 16 bits as follows:
In response to the register request
After deciding the new Physical_ID for the Self_ID period resetting the bus (after a Self_ID packet is transmitted)
The event indication is the only 4-bit transmission of the
μ
PD72852A.
Figure 4-4. Status Timing
00
01
01
00
00
00
S0,S1
S2,S3
00
00
PHY CTL0,CTL1
PHY D0-D7
01
S14,
S15
Table 4-13. Status Data Format
Bit(s)
Name
Description
0
ARB_RESET_GAP
Arbitration Reset gap detect
1
SUBACTION_GAP
Subaction gap detect
2
BUS_RESET_START
Bus reset detect
3
Phy_interrupt
Either of the following states is detected:
The topology of the bus is a loop
Voltage drop on the power cable
Arbitration state machine timeout
Port Event
4-7
Address
PHY register address
8-15
Data
Register data
The bits already transmitted are set to 0.
Example
If the status transmission is interrupted after S0, S1 bit was transmitted, then in the next status transfer,
S0, S1 becomes 0.
Therefore one of the following situations will occur when the
μ
PD72852A re-transmits status after an
interruption of the status transmission:
At least one bit of S0-S3 is 1
The PHY register data contains the interrupt status information
The status transmission always begins with S0, S1.
If the Link executes read request, and Subaction gap and arbitration reset gap are detected, priority is given to the
transmission of gap status, postponing the response to the register read request.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD72870 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72870F1-FA2 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72871GM-8ED | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72871 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72870GM-8ED | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD74HC04C | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD750068GT-396 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7507C189 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD7508CU265 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD75208 | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。