
47
μ
PD75336
MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (Ta = –40 to +85
°
C, V
DD
= 2.7 to 6.0 V)
RECOMMENDED
CIRCUIT
TEST
RESONATOR
PARAMETER
MIN.
TYP.
MAX.
UNIT
CONDITIONS
Oscillator
frequency (f
x
)
*1
After V
DD
reaches the
MIN. value of
the oscillation
voltage
range
Oscillation
stabilization time
*2
Oscillator
frequency (f
x
)
*1
V
DD
= 4.5
to 6.0 V
Oscillation
stabilization time
*2
30
ms
X1 input
frequency (f
x
)
*1
X1 input
high-/low-level
width (t
XH
, t
XL
)
100
500
ns
4
ms
1.0
5.0
*3
MHz
1.0
4.19
5.0
*3
MHz
1.0
5.0
*3
MHz
10
ms
Ceramic
resonator
Crystal
resonator
External
clock
X1
X2
C2
C1
V
DD
X1
X2
C2
C1
V
DD
X1
X2
μ
PD74HCU04
*
1.
The oscillator frequency and X1 input frequency indicate only the oscillator characteristics. For the instruction
execution time refer to the AC CHARACTERISTICS.
2.
The oscillation stabilization time is necessary for oscillation to stabilize after V
DD
reaches the MIN. value of
the oscillation voltage range or releasing the STOP mode.
3.
When the oscillator frequency is “4.19 MHz < f
X
≤
5.0 MHz” PCC = 0011 should for the instruction execution
time. If PCC = 0011 is selection, 1 machine cycle is less than 0.95
μ
s with the result that the specified MIN.
value, 0.95
μ
s cannot be observed.
Note
When using the main system clock oscillator or the subsystem clock oscillator, wiring in the area enclosed
with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.
Wiring should be as short as possible.
Wiring should not cross other signal lines or not be placed close to a varying high current.
The potential of the oscillator capacitor ground should always be the same as V
SS
. Do not ground wiring
to a ground pattern in which a high current flows.
Do not fetch a signal from the oscillator.
The subsystem clock oscillator is a circuit with a low amplification level, more prone to misoperation due
to noise than the main system clock. Therefore, when using the subsystem clock, special care is required
in wiring methods.
#