
48
μ
PD75336
SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS (Ta = –40 to +85
°
C, V
DD
= 2.7 to 6.0 V)
RECOMMENDED
CIRCUIT
TEST
RESONATOR
PARAMETER
MIN.
TYP.
MAX.
UNIT
CONDITIONS
Oscillator
frequency (f
XT
)*1
V
DD
= 4.5
to 6.0 V
Oscillation
stabilization time*2
XT1 input
frequency (f
XT
)*1
XT1 input high-/
low-level width
(t
XTH
,t
XTL
)
*
1.
The oscillator frequency and X1 input frequency indicate only the oscillator characteristics. For the instruction
execution time refer to the AC CHARACTERISTICS.
2.
The oscillation stabilization time is necessary for oscillation to stabilize after V
DD
reaches the MIN. value of
the oscillation voltage range or releasing the STOP mode.
Note
When using the main system clock oscillator or the subsystem clock oscillator, wiring in the area enclosed
with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.
Wiring should be as short as possible.
Wiring should not cross other signal lines or not be placed close to a varying high current.
The potential of the oscillator capacitor ground should always be the same as V
SS
. Do not ground wiring
to a ground pattern in which a high current flows.
Do not fetch a signal from the oscillator.
The subsystem clock oscillator is a circuit with a low amplification level, more prone to misoperation due
to noise than the main system clock. Therefore, when using the subsystem clock, special care is required
in wiring methods.
32
32.768
35
kHz
1.0
2
s
XT1
XT2
Leave
Open
10
s
5
15
μ
s
External
clock
Crystal
resonator
32 100 kHz
XT1
XT2
C4
C3
V
DD
R
#