
417
User’s Manual U11302EJ4V0UM
APPENDIX D REVISION HISTORY
Here is the revision history of this manual. The “Applied to:” column indicates the chapters of each edition in
which the revision was applied.
(1/2)
Edition
Revisions from Previous Edition
Applied to:
Second
The following products are already developed:
μ
PD780204GF-
×××
-3BA,
Throughout
μ
PD780205GF-
×××
-3BA,
μ
PD78P0208GF-
×××
-3BA,
μ
PD78P0208KL-T
Addition of the
μ
PD780206 and 780208
Change the power supply voltage values in
1.1 Features
and
1.7 Function
Outline
CHAPTER 1 OUTLINE
Addition of the
μ
PD78018F, 78018FY, 78078, 78078Y, 78083, and 780208
Subseries on
1.5 78K/0 Series Expansion
Addition of
Caution
about the condition of input leak current in
4.2.5 Port 7
CHAPTER 4
PORT FUNCTIONS
Addition of
Note
on
Table 4-3 Port Mode Register and Output Latch Setting
when Alternate Function is Used
Addition of 1/2 frequency divider on
Figure 5-1 Clock Generator Block
Diagram
CHAPTER 5
CLOCK GENERATOR
Addition of
Note
and
Caution
on
Figure 9-3 Watchdog Timer Mode Register
Format
CHAPTER 9
WATCHDOG TIMER
Deletion of
CHAPTER 10 6-BIT UP/DOWN COUNTER
CHAPTER 10 6-BIT
UP/DOWN COUNTER
Addition of
Caution
when using standby function on
Figure 12-2 A/D
Converter Mode Register Format
CHAPTER 12
A/D CONVERTER
Addition of
Figure 12-11 AV
DD
Pin Connection
Addition of
Caution
on
14.4.3 (3) (d) Busy control option
CHAPTER 14 SERIAL
INTERFACE CHANNEL 1
Correction of
APPENDIX A DEVELOPMENT TOOLS
APPENDIX A
DEVELOPMENT TOOLS
Third
The following products are already developed:
μ
PD780206GF-
×××
-3BA,
Throughout
μ
PD780208GF-
×××
-3BA
Addition of
Quality Grade
CHAPTER 1 OUTLINE
Correction of block diagrams of ports 2, 3, and 10 to 12
CHAPTER 4
PORT FUNCTIONS
Change
Caution
when the external clock is input
CHAPTER 5
CLOCK GENERATOR
Addition of
Caution
about changing operation mode of serial interface channel 0
CHAPTER 13 SERIAL
INTERFACE CHANNEL 0
Correction of
Note
on bit 7 (BSYE) of serial bus interface control register (SBIC)
Addition of explanation of bus release signal, command signal, address,
command, data, acknowledge signal, busy signal, and ready signal to the
“
Definition of SBI
”
Addition of
Caution
for the case that SB0 (SB1) line is changed when the SCK0
line is in high level in SBI mode