參數(shù)資料
型號(hào)： UPD98404GJ-KEU
廠商： NEC Corp.
英文描述： E Core
中文描述： 高級(jí)自動(dòng)柜員機(jī)的SONET成幀器
文件頁(yè)數(shù)： 14/36頁(yè)
文件大?。?/td> 201K
代理商： UPD98404GJ-KEU
Data Sheet S11822EJ4V0DS00
14
μ
PD98404
(2/2)
Pin name
Pin No.
I/O level
I/O
Function
RESET_B
101
TTL*
I
System reset signal input. The signal initializes the
μ
PD98404. The
input signal should be kept low for 1
μ
s or more. Especially, in case
of the power on, above-mentioned pulse width must be kept after the
supply voltage reaches equal to or more than 90% at least.
When the RESET_B signal is input, the following clock must be input
according to the PMD interface mode.
Serial mode : TCLK/RCLK clock
Parallel mode: TCLK/RCLK and TFC/RPC clocks
1.4 JTAG boundary scan
Pin name
Pin No.
I/O level
I/O
Function
JDI
4
TTL*
I
Boundary scan data input.
When not being used, this pin should be grounded.
JDO
3
TTL*
O
(3-
state)
Boundary scan data output.
When not being used, this pin should be left open.
JCK
2
TTL*
I
Boundary scan clock input.
When not being used, this pin should be grounded.
JMS
5
TTL*
I
Boundary scan mode select signal input.
When not being used, this pin should be grounded.
JRST_B
6
TTL*
I
Boundary scan reset signal input.
When not being used, this pin should be grounded.
Remark
Processing of JTAG boundary scan pins not used (during normal operation)
The reason that the JRST_B pin is grounded when it is not used (during normal operation) is to better
prevent malfunctioning of the JTAG logic. The JTAG pin may be also processed in either of the
following ways:
Reset the JTAG logic without using the JRST_B pin
Reset the JTAG logic by using the JMS and JCK pins and keep it in the reset status (the JRST_B
pin is pulled up).
Fix the JMS pin to 1 (pull up) and input 5 clock cycles or more to the JCK pin.
Reset the JTAG logic by using the JRST_B pin
Input a low pulse of the same width as RESET_B of the
μ
PD98404 to the JRST_B pin. If both the
JMS and JRST_B pins are pulled up and kept high, the JTAG logic is not released from the reset
status. Therefore, the normal operation is not affected. Fix the input level of the JDI and JCK pins
by pulling them down or up.
相關(guān)PDF資料
PDF描述
UPD98404 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
UPF01002 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
UPG137GV-E1 CRYSTAL 20.0 MHZ 20PF SMD
UPG137GV L-BAND SPDT SWITCH
UPG138GV-E1 CRYSTAL 24.0 MHZ 20PF SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD98405 制造商:NEC 制造商全稱:NEC 功能描述:155M ATM INTEGRATED SAR CONTROLLER
UPD98405GL-PMU 制造商:NEC 制造商全稱:NEC 功能描述:155M ATM INTEGRATED SAR CONTROLLER
UPD98408 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral Miscellaneous
UPD98408GD-LML 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM DATA-LINK SWITCHING/ROUTING|CMOS|QFP|208PIN|PLASTIC
UPD98409 制造商:NEC 制造商全稱:NEC 功能描述:ATM LIGHT SAR CONTROLLER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*