- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359323 > V53C1256162VBLT8EPC (Electronic Theatre Controls, Inc.) 256Mbit MOBILE SDRAM 2.5 VOLT FBGA PACKAGE 16M X 16 PDF資料下載
參數(shù)資料
| 型號(hào)： | V53C1256162VBLT8EPC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 256Mbit MOBILE SDRAM 2.5 VOLT FBGA PACKAGE 16M X 16 |
| 中文描述： | 片256Mbit移動(dòng)SDRAM 2.5伏FBGA封裝16米x 16 |
| 文件頁(yè)數(shù)： | 8/46頁(yè) |
| 文件大?。?/td> | 541K |
| 代理商： | V53C1256162VBLT8EPC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)
ProMOS TECHNOLOGIES
V55C2256164VB
8
V55C2256164VB Rev. 1.0 April 2005
Address Input for Mode Set (Mode Register Operation)
Similar to the page mode of conventional
DRAM’s, burst read or write accesses on any col-
umn address are possible once the RAS cycle
latches the sense amplifiers. The maximum t
RAS
or
the refresh interval time limits the number of random
column accesses. A new burst access can be done
even before the previous burst ends. The interrupt
operation at every clock cycles is supported. When
the previous burst is interrupted, the remaining ad-
dresses are overridden by the new address with the
full burst length. An interrupt which accompanies
with an operation change from a read to a write is
possible by exploiting DQM to avoid bus contention.
When two or more banks are activated
sequentially, interleaved bank read or write
operations are possible. With the programmed
burst length, alternate access and precharge
operations on two or more banks can realize fast
serial data access modes among many different
pages. Once two or more banks are activated,
column to column interleave operation can be done
between different pages.
A12 ...
A3
A4
A2
A1
A0
A7
A6
A5
Address Bus (Ax)
BT
Burst Length
CAS Latency
Mode Register
CAS Latency
A6
A5
A4
Latency
0
0
0
Reserve
0
0
1
1
0
1
0
2
0
1
1
3
1
0
0
Reserve
1
0
1
Reserve
1
1
0
Reserve
1
1
1
Reserve
Burst Length
A2
A1
A0
Length
Sequential
Interleave
0
0
0
1
1
0
0
1
2
2
0
1
0
4
4
0
1
1
8
8
1
0
0
Reserve
Reserve
1
0
1
Reserve
Reserve
1
1
0
Reserve
Reserve
1
1
1
Full page
Reserve
Burst
Type
A3
Type
0
Sequential
1
Interleave
Operation Mode
BA1 BA0 A12 A11 A10 A9 A8 A7
Mode
0
0
0
0
0
0
0
0
Burst Read/Burst
Write
0
0
0
0
0
1
0
0
Burst Read/Single
Write
Operation Mode
BA0
BA1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V53C16125H | HIGH PERFORMANCE 128K X 16 BIT FAST PAGE MODE CMOS DYNAMIC RAM |
| V53C16126H | 9S12C128 TSMC3 GENERAL |
| V53C16126HT40 | DRAM|FAST PAGE|128KX16|CMOS|TSOP|44PIN|PLASTIC |
| V53C16126HT50 | DRAM|FAST PAGE|128KX16|CMOS|TSOP|44PIN|PLASTIC |
| V53C16126HK35 | DRAM|FAST PAGE|128KX16|CMOS|SOJ|40PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V53C1256162VBLT8I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256Mbit MOBILE SDRAM 2.5 VOLT FBGA PACKAGE 16M X 16 |
| V53C1256162VBLT8IPC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256Mbit MOBILE SDRAM 2.5 VOLT FBGA PACKAGE 16M X 16 |
| V53C1256162VBLT8PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256Mbit MOBILE SDRAM 2.5 VOLT FBGA PACKAGE 16M X 16 |
| V53C1256162VBUS10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256Mbit MOBILE SDRAM 2.5 VOLT FBGA PACKAGE 16M X 16 |
| V53C1256162VBUS10E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256Mbit MOBILE SDRAM 2.5 VOLT FBGA PACKAGE 16M X 16 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。