- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359354 > VDP3104B (MICRONAS SEMICONDUCTOR HOLDING AG) Video Processor Family PDF資料下載
參數(shù)資料
| 型號： | VDP3104B |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 元件分類： | 消費家電 |
| 英文描述： | Video Processor Family |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDIP64 |
| 封裝： | SHRINK, PLASTIC, DIP-64 |
| 文件頁數(shù)： | 26/72頁 |
| 文件大小： | 603K |
| 代理商： | VDP3104B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
VDP 31xxB
PRELIMINARY DATA SHEET
26
Micronas
2.11. Synchronization and Deflection
The synchronization and deflection processing is
distributed over front-end and back-end. The video
clamping, horizontal and vertical sync separation and all
video related timing information are processed in the
front-end. Most of the processing that runs at the hori-
zontal frequency is programmed on the internal Fast
Processor (FP). Also the values for vertical and East/
West deflection are calculated by the FP software.
The information extracted by the video sync processing
is multiplexed onto the hardware front sync signal (FSY)
and distributed internally to the rest of the video proces-
sing system.
The data for the vertical deflection, the sawtooth and the
East/West correction signal is calculated in the front
end. The data is transferred to the back-end by a single
wire interface.
The display related synchronization, i.e. generation of
horizontal and vertical drive and synchronization of hori-
zontal and vertical drive to the video timing extracted in
the front-end, are implemented in hardware in the back-
end.
2.11.1. Deflection Processing
The deflection processing generates the signals for the
horizontal and vertical drive (see Fig. 2
–
28). This block
contains two phase-locked loops:
–
PLL2 generates the horizontal and vertical timing, e.g.
blanking, clamping and composite sync. Phase and
frequency are synchronized by the front sync signal.
–
PLL3 adjusts the phase of the horizontal drive pulse
and compensates for the delay of the horizontal output
stage. Phase and frequency are synchronized by the
oscillator signal of PLL2.
The horizontal drive circuitry uses a digital sine wave
generator to produce the exact (subclock) timing for the
drive pulse. The generator runs at 1 MHz; in the output
stage the frequency is divided down to give drive-pulse
period and width. In standby mode, the output stage is
driven from an internal 1 MHz clock that is derived from
the 5 MHz clock signal and a fixed drive pulse width is
used. When the circuit is switched out of standby
operation, the drive pulse width is programmable. The
horizontal drive uses an open drain output transistor.
The Main Sync (MSY) signal that is generated from
PLL3 is a multiplex of all display-related data
(Fig. 2
–
29). This signal is intended for use by other pro-
cessors, e.g. a PIP processor can use this signal to ad-
just to a certain display position.
2.11.2. Horizontal Phase Adjustment
This section describes a simple way to align PLL phases
and the horizontal frame position.
1. The parameter NEWLIN in the front-end has to be
adjusted. The minimum possible value is 34 (recom-
mended for a standard 4:3 signal).
2. With HDRV, the duration of the horizontal drive pulse
has to be adjusted.
3. With POFS2, the clamping pulse for the analog RGB
input has to be adjusted to the correct position, e.g.
the pedestal of the generator signal.
4. With POFS3, the horizontal position of the analog
RGB signal (from SCART) has to be adjusted.
5. With HPOS, the digital RGB output signal (from VPC)
has to be adjusted to the correct horizontal position.
6. With HBST and HBSO, the start and stop values for
the horizontal blanking have to be adjusted.
Note:
The processing delay of the internal digital video
path differs depending on the comb filter option of the
VDP 31xxB. The versions with comb filter have an addi-
tional delay of 35 clock cycles. Therefore, the timing of
the external analog RGB signals has to be adjusted (with
POFS2 and POFS3) according to the actual hardware
version of the VDP 31xxB. The hardware version can be
read out via FP subaddress 0xF1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VDP3108 | Single-Chip Video Processor |
| VDP3130Y | Video Processor Family |
| VDP31XXB | Video Processor Family |
| VDP3108PR | Consumer IC |
| VDSGLD_38.88 | TRANS PREBIASED PNP 200MW SOT23 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VDP3108 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Single-Chip Video Processor |
| VDP3108B | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP3108PR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC |
| VDP3112B | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP3116B | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。