參數(shù)資料
型號(hào)： VSC6511RC
廠商： VITESSE SEMICONDUCTOR CORP
元件分類(lèi)： 通信及網(wǎng)絡(luò)
英文描述： Rotary Switch; Contact Current Max:1.5A; No. of Poles:2; No. of Switch Positions:11; Indexing:30 ; No. of Decks:2; Switch Terminals:Solder Lug; Circuitry:SPDT; Mounting Type:Panel; Switch Features:30 degrees Indexing RoHS Compliant: Yes
中文描述： SPECIALTY TELECOM CIRCUIT, PQFP64
封裝： 10 X 10 MM,1 MM HEIGHT, EXPOSED PAD, TQFP-64
文件頁(yè)數(shù)： 3/22頁(yè)
文件大?。?/td> 379K
代理商： VSC6511RC
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 805/388-3700 FAX: 805/987-5896
Page 3
4/10/00
VITESSE
Advance Product Information
VSC6511
Deserializer/Reclocker at 1.485Gb/s
SMPTE-292M Serializer, Deserializer, and
G52311-0, Rev. 2.0
D
Serial Input
The differential PECL-style input, SDI/SDI, is the input source for 1.485 Gb/s SMPTE-292M data in the
Deserializer and Reclocker modes. This input is ignored in Serializer mode.
Clock Recovery Unit
The serial data on the SDI/SDI input is sent to the digital Clock Recovery Unit (CRU) which extracts the
clock and retimes the data. This digital CRU is completely monolithic and requires no external components.
Furthermore, it automatically locks onto data when present and locks to REFCLK when data is not present. This
eliminates the need for the system to control the CRU. The CRU is enabled only in the Deserializer and Deseri-
alizer/Reclocker modes.
Deserializer
The reclocked serial bit stream is deserialized into a 20-bit parallel character. D0 is serially received prior to
D1. The VSC6511 provides a TTL recovered clock, RCLK at one twentieth of the serial baud rate. This clock is
generated by dividing down the high-speed clock from the CRU which is phase locked to the serial data. The
deserializer is enabled only in the Deserializer and Deserializer/Reclocker modes.
If serial input data is not present, or does not meet the required baud rate, the VSC6511 will continue to
produce a recovered clock so that downstream logic may continue to function. The RCLK output frequency
under these circumstances will differ from their expected frequency by less than +1%.
Descrambler and NRZI Decoder
The VSC7152 contains a descrambler/NRZI Decoder which processes the recovered serial data and out-
puts unscrambled and NRZI decoded serial data from the deserializer. The serial scrambled data is descrambled/
NRZI decoded assuming data has been scrambled/NRZI encoded with the following combined generator poly-
nomial: G(x)=(x
9
+x
4
+1)(x+1). Descrambling is enabled with the SCREN input is HIGH and disabled when
LOW. The descrambler is enabled only in the Deserializer mode.
CRC Checker
The 20-bit data from the Descrambler is sent to the CRC Checker where a running CRC checksum is con-
tinuously calculated. As 20-bit data is sent out of the chip, the CRC output pin is asserted if the checksum did
not meet the value expected. This error is asserted from the first CRC Error until the end of the line. A controller
monitors the 20-bit data out of the serializer for SAV/EAV frames in order to control the CRC Checker. The
CRC Checker is enabled only in Deserializer and Deserializer/Reclocker modes.
Frame Aligner
The VSC6511 monitors the serial data stream for SAV/EAV characters. These characters should be located
within each line of video data. If SAV/EAV is not detected within the period of one line, the Framer sends a sig-
nal to the Deserializer to shift the data one bit. The Framer then looks for SAV/EAV and the process repeats
until properly detected. Without these patterns, serial data is not aligned in any way with the parallel outputs.
The Framer outputs a once-per-line (LINE), Horizontal ANCilliary period (HANC), 1.001/1.000 output (1.001)
and a once-per-frame (FRAME) signal indicating the detection of the proper synchronization pulse in the data.
Framing is enabled only in Deserializer mode.
The Frame Aligner also outputs the LINE, FRAME and HANC outputs signals. The timing of these signals
is indicated below.
相關(guān)PDF資料
PDF描述
VSC7103MC Encoder
VSC7105QF Telecommunication IC
VSC7106QF Telecommunication IC
VSC7111 Telecommunication IC
VSC7115QJ Fiber-Optic Receiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VSC6A 制造商:Hubbell Wiring Device-Kellems 功能描述:RACK, VERTICAL CHAN,COVER,6W,AL
VSC6L 制造商:Hubbell Wiring Device-Kellems 功能描述:RACK, VERTICAL CHAN,LONG COVER,6W,BK
VSC6LA 制造商:Hubbell Wiring Device-Kellems 功能描述:RACK, VERTICAL CHAN,LONG COVER,6W,AL
VSC7101FC-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fiber-Optic Transmitter
VSC7101FC-1.2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fiber-Optic Transmitter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*