- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361789 > W65C816S8P-14 16-Bit Microprocessor PDF資料下載
參數(shù)資料
| 型號： | W65C816S8P-14 |
| 元件分類： | 16位微控制器 |
| 英文描述： | 16-Bit Microprocessor |
| 中文描述： | 16位微處理器 |
| 文件頁數(shù)： | 18/62頁 |
| 文件大?。?/td> | 891K |
| 代理商： | W65C816S8P-14 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
WESTERN DESIGN CENTER
W65C816S
March 1, 2000
18
2.13
Reset (RESB)
The Reset input is used to initialize the microprocessor and start program execution. The Reset input
buffer has hysteresis such that a simple R-C timing circuit may be used with the internal pullup device.
The RESB signal must be held low for at least two clock cycles after VDD reaches operating voltage.
Ready (RDY) has no effect while RESB is being held low. The stack pointer must be initialized by the
user's software. During the Reset conditioning period, the following period, the following processor
initialization takes place:
Registers
D=0000
DBR=00
PRB=00
SH=01
XH=00
YH=00
N
V
M
X
D
I
Z
C/E
P =
*
*
1
1
0
1
*
*/1
*=not initialized
STP and WAI instructions are cleared.
Signals
E=1
MX=1
RWB=1
VDA=0
VPB =1
VPA=0
When Reset is brought high, an interrupt sequence is initiated:
RWB remains in the high state during the stack address cycles.
The Reset vector address is 00FFFC,D.
2.14
Valid Data Address and Valid Program Address (VDA and VPA)
These two output signals indicate valid memory addresses when high and must be used for memory
or I/O address qualification.
VDA
0
0
1
1
VPA
0
1
0
1
Internal Operation-Address and Data Bus available. The Address Bus may be invalid.
Valid program address-may be used for program cache control.
Valid data address-may be used for data cache control.
OpCode fetch-may be used for program cache control and single step control
2.15
VDD and VSS
VDD is the positive supply voltage and VSS is system logic ground.
2.16
Vector Pull (VPB)
The Vector Pull output indicates that a vector location is being addressed during an interrupt sequence.
VPB is low during the last two interrupt sequence cycles, during which time the processor reads the
interrupt vector. The VPB signal may be used to select and prioritize interrupts from several sources by
modifying the vector addresses.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W65C816S8PL-14 | 16-Bit Microprocessor |
| W65C816S8Q-14 | 16-Bit Microprocessor |
| W65C816SP10 | Microprocessor |
| W65C816SP-14 | 16-Bit Microprocessor |
| W65C816SPL10 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W65C816S8PL-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816S8Q-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816SP10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| W65C816SP-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816SPL10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。