- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361789 > W65C816S8P-14 16-Bit Microprocessor PDF資料下載
參數(shù)資料
| 型號： | W65C816S8P-14 |
| 元件分類： | 16位微控制器 |
| 英文描述： | 16-Bit Microprocessor |
| 中文描述： | 16位微處理器 |
| 文件頁數(shù)： | 54/62頁 |
| 文件大小： | 891K |
| 代理商： | W65C816S8P-14 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
WESTERN DESIGN CENTER
W65C816S
March 1, 2000
54
7.5
VDA and VPA Valid Memory Address Output Signals
When VDA or VPA are high and during all write cycles, the Address Bus is always valid. VDA and VPA
should be used to qualify all memory cycles. Note that when VDA and VPA are both low, invalid
addresses may be generated. The Page and Bank addresses could also be invalid. This will be due to low
byte addition only. The cycle when only low byte addition occurs is an optional cycle for instructions which
read memory when the Index Register consists of 8 bits. This optional cycle becomes a standard cycle for
the Store instruction, all instructions using the 16-bit Index Register mode, and the Read-Modify-Write
instruction when using 8- or 16-bit Index Register modes.
7.6
Apple II, IIe, IIc and II+ Disk Systems
VDA and VPA should not be used to qualify addresses during disk operation on Apple systems. Consult
your Apple representative for hardware/software configurations.
7.7
DB/BA operation when RDY is Pulled Low
When RDY is low, the Data Bus is held in the data transfer state (i.e. PHI2 high). The Bank address
external transparent latch should be latched on the rising edge of the PHI2 clock.
7.8
MX Output
The MX output reflects the value of the M and X bits of the processor Status Register. The REP, SEP and
PLP instructions may change the state of the M and X bits. Note that the MX output is invalid during the
instruction cycle following REP, SEP and PLP instruction execution. This cycle is used as the OpCode
fetch cycle of the next instruction.
7.9
All OpCodes Function in All Modes of Operation
7.9.1
It should be noted that all OpCodes function in all modes of operation. However, some
instructions and addressing modes are intended for W65C816S 24-bit addressing, and are
therefore less useful for the emulation mode. The following is a list of instructions and
addressing modes which are primarily intended for W65C816S use: JSL,RTL,JMP
al;JML,al,
The following instructions may be used with the emulation mode even though a Bank
Address is not multiplexed on the Data Bus: PHK,PHB,PLB
The following instructions have "limited" use in the Emulation mode:
7.9.3.1
The REP and SEP instructions cannot modify the M and X bits when in the
Emulation mode. In this mode the M and X bits will always be high (logic 1).
7.9.3.2
When in the Emulation mode, the MVP and MVN instructions use the X and Y
Index Registers for the memory address. Also, the MVP and MVN instructions
can only move data within the memory range 0000 (Source Bank) to 00FF
(Destination Bank) for the W65C816S, and 0000 to 00FF for the emulation
mode.
7.9.2
7.9.3
7.10
Indirect Jumps
The JMP (a) and JML (a) instructions use the direct Bank for indirect addressing, while JMP (a,x) and JSR
(a,x) use the Program Bank for indirect address tables.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W65C816S8PL-14 | 16-Bit Microprocessor |
| W65C816S8Q-14 | 16-Bit Microprocessor |
| W65C816SP10 | Microprocessor |
| W65C816SP-14 | 16-Bit Microprocessor |
| W65C816SPL10 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W65C816S8PL-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816S8Q-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816SP10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| W65C816SP-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816SPL10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。