![](http://datasheet.mmic.net.cn/230000/W65C816S8P-14_datasheet_15631103/W65C816S8P-14_31.png)
WESTERN DESIGN CENTER
W65C816S
March 1, 2000
31
REP
Reset Status Bits
TAY
Transfer Accumulator to Index Y
ROL
Rotate One Bit Left (Memory or Accumulator)
TCD
Transfer C Accumulator to Direct Register
ROR
Rotate One Bit Right (Memory or Accumulator)
TCS
Transfer C Accumulator to Stack Pointer Register
RTI
Return from Interrupt
TDC
Transfer Direct Register to C Accumulator
RTL
Return from Subroutine Long
TRB
Test and Reset Bit
RTS
Return from Subroutine
TSB
Test and Set Bit
SBC
Subtract Memory from Accumulator with Borrow
TSC
Transfer Stack Pointer Register to C Accumulator
SEP
Set Processor Status Bit
TSX
Transfer Stack Pointer Register to Index X
SEC
Set Carry Flag
TXA
Transfer Index X to Accumulator
SED
Set Decimal Mode
TXS
Transfer Index X to Stack Pointer Register
SEI
Set Interrupt Disable Status
TXY
Transfer Index X to Index Y
STA
Store Accumulator in Memory
TYA
Transfer Index Y to Accumulator
STP
Stop the Clock
TYX
Transfer Index Y to Index X
STX
Store Index X in Memory
WAI
Wait for Interrupt
STY
Store Index Y in Memory
WDM
Reserved for future use
STZ
Store Zero in Memory
XBA
Exchange B and A Accumulator
TAX
Transfer Accumulator in Index X
XCE
Exchange Carry and Emulation Bits
Table 5-2 Vector Locations
E = 1
00FFFE,F-
00FFFC,D-
00FFFA,B-
00FFF8,9-
00FFF6,7-
00FFF4,5-
E = 0
00FFEE,F-
00FFEC,D-
00FFEA,B-
00FFE8,9-
00FFE6,7-
00FFE4,5-
IRQB/BRK
RESETB
NMIB
ABORTB
(Reserved)
COP
Hardware/Software
Hardware
Hardware
Hardware
IRQB
(Reserved)
NMIB
ABORTB
BRK
COP
Hardware
Hardware
Hardware
Software
Software
Software
The VP output is low during the two cycles used for vector location access. When an interrupt is executed,
D=0 and I=1 in Status Register P.