- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361790 > W65C816SPL10 Microprocessor PDF資料下載
參數(shù)資料
| 型號： | W65C816SPL10 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 20/62頁 |
| 文件大?。?/td> | 891K |
| 代理商： | W65C816SPL10 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
WESTERN DESIGN CENTER
W65C816S
March 1, 2000
20
The following addressing mode descriptions provide additional detail as to how effective addresses are
calculated. Twenty-four addressing modes are available for the W65C816S.
3.5.1
The operand is the second byte (second and third bytes when in the 16-bit mode) of the instruction.
Immediate Addressing-#
3.5.2
With Absolute addressing the second and third bytes of the instruction form the low-order 16 bits of the effective
address. The Data Bank Register contains the high-order 8 bits of the operand address.
Absolute-a
Instruction:
Operand
OpCode
DBR
addrl
addrh
addrh
addrl
3.5.3
The second, third and fourth byte of the instruction form the 24-bit effective address.
Absolute Long-al
Instruction:
Operand Address:
OpCode
baddr
addrl
addrh
addrh
addrl
baddr
3.5.4
The second byte of the instruction is added to the Direct Register (D) to form the effective address. An additional cycle
is required when the Direct Register is not page aligned (DL not equal 0). The Bank register is always 0.
Direct-d
Instruction:
OpCode
offset
Direct Register
+
offset
Operand Address:
00
effective address
3.5.5
This form of addressing always uses a single byte instruction. The operand is the Accumulator.
Accumulator-A
3.5.6
Implied addressing uses a single byte instruction. The operand is implicitly defined by the instruction.
Implied-i
3.5.7
This address mode is often referred to as Indirect,Y. The second byte of the instruction is added to the Direct Register
(D). The 16-bit contents of this memory location is then combined with the Data Bank register to form a 24-bit base
address. The Y Index Register is added to the base address to form the effective address.
Direct Indirect Indexed-(d),y
Instruction:
OpCode
offset
Direct Register
+
offset
00
(direct address)
then: +
DBR
base address
+
Operand Address:
Y Reg
effective address
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W65C816SPL-14 | 16-Bit Microprocessor |
| W65C816SQ10 | Microprocessor |
| W65C816SQ-14 | 16-Bit Microprocessor |
| W65C832PL-10 | 32-Bit Microprocessor |
| W65C832PL-4 | 32-Bit Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W65C816SPL-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816SQ10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| W65C816SQ-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C832 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:W65C832 CPU - ADVANCED CMOS DESIGN FOR LOW POWER POWER CONSUMPTION AND INCREASED NOISE IMMUNITY |
| W65C832_1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ADVANCED CMOS DESIGN FOR LOW POWER POWER CONSUMPTION AND INCREASED NOISE IMMUNITY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。