![](http://datasheet.mmic.net.cn/160000/W9412G2IB-4_datasheet_10290643/W9412G2IB-4_1.png)
W9412G2IB
1M
× 4 BANKS × 32 BITS GDDR SDRAM
Publication Release Date: Aug. 30, 2010
- 1 -
Revision A06
Table of Contents-
1. GENERAL DESCRIPTION.................................................................................................................................4
2. FEATURES ........................................................................................................................................................4
3. KEY PARAMETERS...........................................................................................................................................5
4. BALL CONFIGURATION....................................................................................................................................6
5. BALL DESCRIPTION .........................................................................................................................................7
6. BLOCK DIAGRAM..............................................................................................................................................9
7. FUNCTIONAL DESCRIPTION .........................................................................................................................10
7.1
Power Up Sequence...........................................................................................................................10
7.2
Command Function ............................................................................................................................11
7.2.1
Bank Activate Command ......................................................................................................11
7.2.2
Bank Precharge Command ..................................................................................................11
7.2.3
Precharge All Command ......................................................................................................11
7.2.4
Write Command ...................................................................................................................11
7.2.5
Write with Auto-precharge Command ..................................................................................11
7.2.6
Read Command ...................................................................................................................11
7.2.7
Read with Auto-precharge Command ..................................................................................11
7.2.8
Mode Register Set Command ..............................................................................................12
7.2.9
Extended Mode Register Set Command ..............................................................................12
7.2.10
No-Operation Command ......................................................................................................12
7.2.11
Burst Read Stop Command..................................................................................................12
7.2.12
Device Deselect Command ..................................................................................................12
7.2.13
Auto Refresh Command .......................................................................................................12
7.2.14
Self Refresh Entry Command...............................................................................................13
7.2.15
Self Refresh Exit Command .................................................................................................13
7.2.16
Data Write Enable /Disable Command .................................................................................13
7.3
Read Operation ..................................................................................................................................13
7.4
Write Operation ..................................................................................................................................14
7.5
Precharge...........................................................................................................................................14
7.6
Burst Termination ...............................................................................................................................14
7.7
Refresh Operation ..............................................................................................................................14
7.8
Power Down Mode .............................................................................................................................15
7.9
Input Clock Frequency Change during Precharge Power Down Mode...............................................15
7.10
Mode Register Operation ...................................................................................................................15
7.10.1
Burst Length field (A2 to A0) ................................................................................................16
7.10.2
Addressing Mode Select (A3)...............................................................................................16