- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361798 > W942508BH DRAM PDF資料下載
參數(shù)資料
| 型號： | W942508BH |
| 英文描述： | DRAM |
| 中文描述： | 內(nèi)存 |
| 文件頁數(shù)： | 2/45頁 |
| 文件大?。?/td> | 1601K |
| 代理商： | W942508BH |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
W942508BH
- 2 -
Write Timing (Burst Length = 4)............................................................................................................. 29
DM, DATA MASK (W942508BH/W942504BH)..................................................................................... 30
DM, DATA MASK (W942516BH) .......................................................................................................... 30
Mode Register Set (MRS) Timing.......................................................................................................... 31
Extend Mode Register Set (EMRS) Timing........................................................................................... 32
Auto Precharge Timing (Read cycle, CL = 2)........................................................................................ 33
Auto Precharge Timing (Write Cycle).................................................................................................... 35
Read Interrupted by Read (CL = 2, BL = 2, 4, 8)................................................................................... 36
Burst Read Stop (BL = 8) ...................................................................................................................... 36
Read Interrupted by Write & BST (BL = 8)............................................................................................ 37
Read Interrupted by Precharge (BL = 8) ............................................................................................... 37
Write Interrupted by Write (BL = 2, 4, 8)................................................................................................ 38
Write Interrupted by Read (CL = 2, BL = 8)........................................................................................... 38
Write Interrupted by Read (CL = 2.5, BL = 4)........................................................................................ 39
Write Interrupted by Precharge (BL = 8)................................................................................................ 39
2 Bank Interleave Read Operation (CL = 2, BL = 2).............................................................................. 40
2 Bank Interleave Read Operation (CL = 2, BL = 4).............................................................................. 40
4 Bank Interleave Read Operation (CL = 2, BL = 2).............................................................................. 41
4 Bank Interleave Read Operation (CL = 2, BL = 4).............................................................................. 41
Auto Refresh Cycle................................................................................................................................ 42
Active Power Down Mode Entry and Exit Timing .................................................................................. 42
Precharged Power Down Mode Entry and Exit Timing ......................................................................... 42
Self Refresh Entry and Exit Timing........................................................................................................ 43
18. PACKAGE DIMENSION..................................................................................................................44
TSOP 66l – 400 mil ............................................................................................................................... 44
19. VERSION HISTORY........................................................................................................................45
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W942516BH | DRAM |
| W9451GBDA-6 | SDRAM|DDR|64MX64|CMOS|DIMM|184PIN|PLASTIC |
| W981204AH-75 | x4 SDRAM |
| W981204AH-8H | x4 SDRAM |
| W982504AH-7 | x4 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W942508CH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M x 4 BANKS x 8 BIT DDR SDRAM |
| W942508CH-5 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M x 4 BANKS x 8 BIT DDR SDRAM |
| W942508CH-6 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M x 4 BANKS x 8 BIT DDR SDRAM |
| W942508CH-7 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M x 4 BANKS x 8 BIT DDR SDRAM |
| W942508CH-75 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M x 4 BANKS x 8 BIT DDR SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。