- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376437 > X28HT010W (INTERSIL CORP) 5V, Byte Alterable EEPROM PDF資料下載
參數(shù)資料
| 型號(hào)： | X28HT010W |
| 廠商： | INTERSIL CORP |
| 元件分類： | DRAM |
| 英文描述： | 5V, Byte Alterable EEPROM |
| 中文描述： | 128K X 8 EEPROM 5V, 200 ns, UUC |
| 封裝： | WAFER |
| 文件頁數(shù)： | 3/20頁 |
| 文件大?。?/td> | 444K |
| 代理商： | X28HT010W |
3
FN8105.1
February 12, 2007
Block Diagram
Pin Descriptions
Addresses (A
0
-A
16
)
The Address inputs select an 8-bit memory location during a
read or write operation.
Chip Enable (CE)
The Chip Enable input must be LOW to enable all read/write
operations. When CE is HIGH, power consumption is
reduced.
Output Enable (OE)
The Output Enable input controls the data output buffers,
and is used to initiate read operations.
Data In/Data Out (I/O
0
-I/O
7
)
Data is written to or read from the X28C010/X28HT010
through the I/O pins.
Write Enable (WE)
The Write Enable input controls the writing of data to the
X28C010/X28HT010.
Back Bias Voltage (V
BB
)
(X28HT010 only)
It is required to provide -3V on pin 1. This negative voltage
improves higher temperature functionality.
Device Operation
Read
Read operations are initiated by both OE and CE LOW. The
read operation is terminated by either CE or OE returning
HIGH. This two line control architecture eliminates bus
contention in a system environment. The data bus will be in
a high impedance state when either OE or CE is HIGH.
Write
Write operations are initiated when both CE and WE are
LOW and OE is HIGH. The X28C010/X28HT010 supports
both a CE and WE controlled write cycle. That is, the
address is latched by the falling edge of either CE or WE,
whichever occurs last. Similarly, the data is latched internally
by the rising edge of either CE or WE, whichever occurs first.
A byte write operation, once initiated, will automatically
continue to completion, typically within 5ms.
X Buffers
Latches and
Decoder
I/O Buffers
and Latches
Y Buffers
Latches and
Decoder
Control
Logic and
Timing
1Mbit
EEPROM
Array
I/O
0
-I/O
7
Data Inputs/Outputs
CE
OE
V
CC
V
SS
WE
A
0
-A
7
A
8
-A
16
Pin Names
SYMBOL
DESCRIPTION
A
0
-A
16
Address Inputs
I/O
0
-I/O
7
Data Input/Output
WE
Write Enable
CE
Chip Enable
OE
Output Enable
V
CC
+5V
V
SS
Ground
NC
No Connect
V
BB
*
-3V
*V
BB
applies to X28HT010 only.
X28C010, X28HT010
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X2N3922 | MONOLITHIC DUAL N-CHANNEL JFET HENERAL PURPOSE AMPLIFIER |
| X2N4338-41 | N-Channel JFET Low Noise Amplifier |
| X2N4339 | N-Channel JFET Low Noise Amplifier |
| X2N4351 | N-Channel Enhancement Mode MOSFET General Purpose Amplifier/Switch |
| X2N4352 | P-Channel Enhancement Mode MOSFET Amplifier/Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X28HT512 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:High Temperature, 5 Volt, Byte Alterable E2PROM |
| X28HT512D-20 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:High Temperature, 5 Volt, Byte Alterable E2PROM |
| X28HT512D-25 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:High Temperature, 5 Volt, Byte Alterable E2PROM |
| X28HT512F-20 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:High Temperature, 5 Volt, Byte Alterable E2PROM |
| X28HT512F-25 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:High Temperature, 5 Volt, Byte Alterable E2PROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。