- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376448 > X9520B20IB (Intersil Corporation) Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors PDF資料下載
參數(shù)資料
| 型號： | X9520B20IB |
| 廠商： | Intersil Corporation |
| 英文描述： | Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| 中文描述： | 三氯酚，葡萄牙，2kbit EEPROM存儲器，雙電壓監(jiān)視器 |
| 文件頁數(shù)： | 10/33頁 |
| 文件大?。?/td> | 561K |
| 代理商： | X9520B20IB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
10
FN8206.0
March 8, 2005
2kbit EEPROM ARRAY
Operations on the 2kbit EEPROM Array, consist of either
1, 2 or 3 byte command sequences. All operations on the
EEPROM must begin with the Device Type Identifier of
the Slave Address set to 1010000. A Read or Write to
the EEPROM is selected by setting the LSB of the Slave
Address to the appropriate value R/W (Read = “1”,
Write = ”0”).
In some cases when performing a Read or Write to the
EEPROM, an Address Byte may also need to be speci-
fied. This Address Byte can contain the values 00h to
FFh.
EEPROM Byte Write
In order to perform an EEPROM Byte Write operation to
the EEPROM array, the Write Enable Latch (WEL) bit of
the CONSTAT Register must first be set (See “BL1, BL0:
Block Lock protection bits - (Nonvolatile)” on page 13.)
For a write operation, the X9520 requires the Slave
Address Byte and an Address Byte. This gives the mas-
ter access to any one of the words in the array. After
receipt of the Address Byte, the X9520 responds with an
ACKNOWLEDGE, and awaits the next eight bits of data.
After receiving the 8 bits of the Data Byte, it again
responds with an ACKNOWLEDGE. The master then
terminates the transfer by generating a STOP condition,
at which time the X9520 begins the internal write cycle to
the nonvolatile memory (See Figure 11). During this
internal write cycle, the X9520 inputs are disabled, so it
does not respond to any requests from the master. The
SDA output is at high impedance. A write to a region of
EEPROM memory which has been protected with the
Block-Lock feature (See “BL1, BL0: Block Lock protec-
tion bits - (Nonvolatile)” on page 13.), suppresses the
ACKNOWLEDGE bit after the Address Byte.
EEPROM Page Write
In order to perform an EEPROM Page Write operation to
the EEPROM array, the Write Enable Latch (WEL) bit of
the CONSTAT Register must first be set (See “BL1, BL0:
Block Lock protection bits - (Nonvolatile)” on page 13.)
The X9520 is capable of a page write operation. It is initi-
ated in the same manner as the byte write operation; but
instead of terminating the write cycle after the first data
byte is transferred, the master can transmit an unlimited
number of 8-bit bytes. After the receipt of each byte, the
X9520 responds with an ACKNOWLEDGE, and the
address is internally incremented by one. The page
address remains constant. When the counter reaches
the end of the page, it “rolls over” and goes back to ‘0’ on
the same page.
For example, if the master writes 12 bytes to the page
starting at location 11 (decimal), the first 5 bytes are writ-
ten to locations 11 through 15, while the last 7 bytes are
written to locations 0 through 6. Afterwards, the address
counter would point to location 7. If the master supplies
more than 16 bytes of data, then new data overwrites the
previous data, one byte at a time (See Figure 13).
The master terminates the Data Byte loading by issuing
a STOP condition, which causes the X9520 to begin the
nonvolatile write cycle. As with the byte write operation,
all inputs are disabled until completion of the internal
write cycle. See Figure 12 for the address, ACKNOWL-
EDGE, and data transfer sequence.
Stops and EEPROM Write Modes
Stop conditions that terminate write operations must be
sent by the master after sending at least 1 full data byte
and receiving the subsequent ACKNOWLEDGE signal.
If the master issues a STOP within a Data Byte, or before
the X9520 issues a corresponding ACKNOWLEDGE,
the X9520 cancels the write operation. Therefore, the
contents of the EEPROM array does not change.
S
t
a
r
t
S
t
o
p
Slave
Address
Address
Byte
Data
(n)
A
C
K
A
C
K
A
C
K
SDA Bus
Signals from
the Slave
Signals from
the Master
Data
(1)
A
C
K
(2 < n < 16)
Figure 12. EEPROM Page Write Operation
1 0 1 0 0 00 0
X9520
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9520 | Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| X9520V20IA | Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| X9520V20IB | Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| X9522 | Laser Diode Control for Fiber Optic Modules |
| X9522B20I-A | Laser Diode Control for Fiber Optic Modules |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9520B20I-B | 制造商:Intersil Corporation 功能描述:TRIPLE DCP POR EEPROM MEMORY 20CSP - Rail/Tube |
| X9520B20I-BT1 | 功能描述:IC LASR CTRLR 3CHAN 5.5V 20TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:激光二極管驅(qū)動器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤 安裝類型:表面貼裝 |
| X9520CZ6 WAF | 制造商:Intersil Corporation 功能描述: |
| X9520V20IA | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| X9520V20I-A | 功能描述:IC 3 DCP 2K EE LASR CTRL 20TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:激光二極管驅(qū)動器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤 安裝類型:表面貼裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。