- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376448 > X9520B20IB (Intersil Corporation) Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors PDF資料下載
參數(shù)資料
| 型號(hào)： | X9520B20IB |
| 廠商： | Intersil Corporation |
| 英文描述： | Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| 中文描述： | 三氯酚，葡萄牙，2kbit EEPROM存儲(chǔ)器，雙電壓監(jiān)視器 |
| 文件頁(yè)數(shù)： | 3/33頁(yè) |
| 文件大小： | 561K |
| 代理商： | X9520B20IB |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)
3
FN8206.0
March 8, 2005
PIN ASSIGNMENT
TSSOP
CSP
Name
R
H2
R
w2
R
L2
Function
1
B3
Connection to end of resistor array for (the 256 Tap) DCP 2.
2
A3
Connection to terminal equivalent to the “Wiper” of a mechanical potentiometer for DCP 2.
3
A4
Connection to other end of resistor array for (the 256 Tap) DCP 2.
4
B4
V3
V3 Voltage Monitor Input. V3 is the input to a non-inverting voltage comparator circuit. When
the V3 input is higher than the
V
TRIP3
threshold voltage, V3RO makes a transition to a
HIGH level. Connect V3 to V
SS
when not used.
V3 RESET Output. This open drain output makes a transition to a HIGH level when V3 is
greater than
V
TRIP3
and goes LOW when V3 is less than VTRIP3. There is no delay cir-
cuitry on this pin. The V3RO pin requires the use of an external “pull-up” resistor.
Manual Reset. MR is a TTL level compatible input. Pulling the MR pin active (HIGH) initiates
a reset cycle to the V1RO pin (V1 / Vcc RESET Output pin). V1RO will remain HIGH for time
t
purst
after MR has returned to it’s normally LOW state. The reset time can be selected using
bits POR1 and POR0 in the CONSTAT Register. The MR pin requires the use of an external
“pull-down” resistor.
Write Protect Control Pin. WP pin is a TTL level compatible input. When held HIGH, Write Pro-
tection is enabled. In the enabled state, this pin prevents all nonvolatile “write” operations. Al-
so, when the Write Protection is enabled, and the device Block Lock feature is active (i.e. the
Block Lock bits are NOT [0,0]), then no “write” (volatile or nonvolatile) operations can be per-
formed in the device (including the wiper position of any of the integrated Digitally Controlled
Potentiometers (DCPs). The WP pin uses an internal “pull-down” resistor, thus if left floating
the write protection feature is disabled.
Serial Clock. This is a TTL level compatible input pin used to control the serial bus timing for
data input and output.
Serial Data. SDA is a bidirectional TTL level compatible pin used to transfer data into and
out of the device. The SDA pin input buffer is always active (not gated). This pin requires an
external pull up resistor.
Ground.
5
C3
V3RO
6
D3
MR
7
C4
WP
8
D4
SCL
9
E4
SDA
10
E1
Vss
R
L1
R
w1
R
H1
R
H0
R
W0
R
L0
11
E3
Connection to other end of resistor for (the 100 Tap) DCP 1.
12
E2
Connection to terminal equivalent to the “Wiper” of a mechanical potentiometer for DCP 1.
13
D1
Connection to end of resistor array for (the 100 Tap) DCP 1.
14
D2
Connection to end of resistor array for (the 64 Tap) Digitally Controlled Potentiometer (DCP) 0.
15
C1
Connection to terminal equivalent to the “Wiper” of a mechanical potentiometer for DCP 0.
16
C2
Connection to the other end of resistor array for (the 64 Tap) DCP 0.
17
B1
V2
V2 Voltage Monitor Input. V2 is the input to a non-inverting voltage comparator circuit. When
the V2 input is greater than the
V
TRIP2
threshold voltage, V2RO makes a transition to a
HIGH level. Connect V2 to V
SS
when not used.
V2 RESET Output. This open drain output makes a transition to a HIGH level when V2 is
greater than
V
TRIP2
, and goes LOW when V2 is less than
V
TRIP2
. There is no power-up
reset delay circuitry on this pin. The V2RO pin requires the use of an external “pull-up” re-
sistor.
V1 / Vcc RESET Output. This is an active HIGH, open drain output which becomes active
whenever V1 / Vcc falls below
V
TRIP1
. V1RO becomes active on power-up and remains
active for a time t
purst
after the power supply stabilizes (t
purst
can be changed by varying the
POR0 and POR1 bits of the internal control register). The V1RO pin requires the use of an
external “pull-up” resistor. The V1RO pin can be forced active (HIGH) using the manual reset
(MR) input pin.
Supply Voltage.
18
A1
V2RO
19
B2
V1RO
20
A2
V1 / Vcc
X9520
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9520 | Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| X9520V20IA | Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| X9520V20IB | Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| X9522 | Laser Diode Control for Fiber Optic Modules |
| X9522B20I-A | Laser Diode Control for Fiber Optic Modules |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9520B20I-B | 制造商:Intersil Corporation 功能描述:TRIPLE DCP POR EEPROM MEMORY 20CSP - Rail/Tube |
| X9520B20I-BT1 | 功能描述:IC LASR CTRLR 3CHAN 5.5V 20TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動(dòng)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:激光二極管驅(qū)動(dòng)器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤(pán) 安裝類型:表面貼裝 |
| X9520CZ6 WAF | 制造商:Intersil Corporation 功能描述: |
| X9520V20IA | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| X9520V20I-A | 功能描述:IC 3 DCP 2K EE LASR CTRL 20TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動(dòng)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:激光二極管驅(qū)動(dòng)器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤(pán) 安裝類型:表面貼裝 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。