- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371305 > XA-H3 (NXP Semiconductors N.V.) CMOS 16-bit highly integrated microcontroller PDF資料下載
參數(shù)資料
| 型號： | XA-H3 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | CMOS 16-bit highly integrated microcontroller |
| 中文描述： | 的CMOS 16位高度集成的微控制器 |
| 文件頁數(shù)： | 19/36頁 |
| 文件大?。?/td> | 183K |
| 代理商： | XA-H3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Philips Semiconductors
Preliminary specification
XA-H3
CMOS 16-bit highly integrated microcontroller
1999 Sep 24
19
Each memory bank and associated chip select is capable of
supporting a 1 MB address space (six chip selects can thus support
6 MB of SRAM and other generic devices.)
The Memory Interface can be programmed to support both Intel
style and 68000 bus style SRAMs and peripherals.
SU01238
CS5 (or P3.1, RTS1)
CS4 (or P3.0, RTClk1)
CS3
CS2
CS1
CS0
A19–A0
D15–D0
ClkOut
BHE
BLE
OE
WE
WAIT, SIZE16
XA-H3
Memory Controller
SRAM Controller
Dynamic Bus Sizing
Dynamic Bus Timing
Figure 3. Memory Bus Interface Signal Pins
Bus Interface Pins
For the following discussion, see Figure 3.
Chip Select Pins
There are six chip select pins (CS5 – CS0)mapped to six sets of
bank control registers. The following attributes are individually
programmable for each bank and associated chip select : bank
on/off, address range, external device access time, detailed bus
strobe sequence, and bus width.
WARNING:
On the external bus,
ALL
XA-H3 reads are 16-bit Reads. If the CPU instruction only specifies 8-bits, then the CPU uses the appropriate
byte, and discards the extra byte. Thus “8-Bit Reads” and “16-Bit Reads” appear to be identical on the bus.
On an 8-bit bus, this will appear
as two consecutive 8-bit reads
even though the CPU instruction specified a byte read.
Some 8-bit I/O devices (especially FIFOs) cannot operate correctly with 2 bytes being Read for a 1 Byte Read. The most common (and least
expensive) solution is to operate these 8-bit devices on a 16-bit bus, and access them in software on all odd byte (or all even byte) boundaries.
An added benefit of this technique is that byte reads are faster than on an 8-bit bus, because only 1 word is fetched (a single read) instead of
2 consecutive bytes.
Clock Output
The CLKOUT pin allows easier external bus interfacing in some
situations. This output reflects the XTALIn clock input to the XA
(referred to internally as CClk or System Clock), but is delayed to
match the external bus outputs and strobes. The default is for
CLKOUT to be output enabled at reset, but it may be turned off
(tri-state disabled) by software via the MICFG MMR.
WARNING:
The capacitive loading on this output must not
exceed 40 pf.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XA-H4 | Single-chip 16-bit microcontroller |
| XACA04SPEC0304 | CONTROL STATION 4WAY |
| XACA06SPEC0305 | CONTROL STATION 6WAY |
| XACA215 | FERNSTEUEREINHEIT |
| XALB222 | WIPPSCHALTER ZB2 STEUERGEHAEUSE TASTEN 2 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XA-H4 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 16-bit microcontroller |
| XAI.50V2200 | 制造商:Xicon Passive Components 功能描述: |
| XAIR1-3402-101B | 制造商:Advantech Co Ltd 功能描述:CARRIER BOARD, AIR PRODUCTS 3402-101B3 - Bulk |
| XAIR1-3402-CARTON | 制造商:Advantech Co Ltd 功能描述:D-AIR01-SOM7562-01 - OUTER CARTON - Bulk |
| XAITD-100 | 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:XAITD Series FAST / TTL Buffered 10-Tap Delay Modules |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。