Philips Semiconductors
Preliminary specification
XA-H3
CMOS 16-bit highly integrated microcontroller
1999 Sep 24
8
Mnemonic
See
Note
Name and Function
Type
Lqfp
Pin No.
97
RxD0
I
RxD0:
Receive data for UART0
GPOut
98
O
GPOut – General Purpose Output Bar:
Similar to GPIO, but Push/Pull and inverted output only.
WARNING: This output is inverted.
The polarity of the pin is the opposite of the bit that drives it
(GPOut[7])
P1.0
68
I/O
P1.0_RxD2:
Port 1 Bit 0, or UART2 RxD input
P1.1
69
I/O
P1.1_TxD2:
Port 1 Bit 1, or UART2 TxD output
P1.2
70
I/O
P1.2_RTClk2:
Port 1 Bit 2, or UART2 RT Clock input
2
P1.3
71
I/O
P1.3_TRClk2:
Port 1 Bit 3, or UART2 TR Clock input
2
P1.4
72
I/O
P1.4_CD2:
Port 1 Bit 4, or UART2 Carrier Detect input
P1.5
73
I/O
P1.5_CTS2:
Port 1 Bit 5, or UART2 Clear To Send input
P1.6
74
I/O
P1.6_RTS2:
Port 1 Bit 6, or UART2 Request To Send output
P1.7
75
I/O
P1.7_BRG2:
Port 1 Bit 7, or BRG output, or TxClk output (see UART clk diagrams in the XA-H3
User Manual)
P2.0_RxD3:
Port 2 Bit 0, or UART3 Rx Data input
P2.0
80
I/O
P2.1
81
I/O
P2.1_TxD3:
Port 2 Bit 1, or UART3 Tx Data output
P2.2
82
I/O
P2.2_RTClk3:
Port 2 Bit 2, or UART3 RT Clock input
2
P2.3
83
I/O
P2.3_ComClk_TRClk3:
Port 2 Bit 3, or UART3 TR Clock input
2
P2.4
84
I/O
P2.4_CD3:
Port 2 Bit 4, or UART3 Carrier Detect input
P2.5
85
I/O
P2.5_CTS3:
Port 2 Bit 5, or UART3 Clear To Send input
P2.6
86
I/O
P2.6_RTS3:
Port 2 Bit 6, or UART3 Request To Send output
P2.7
87
I/O
P2.7_BRG3:
Port 2 Bit 7, or BRG output, or TxClk output (see UART clock diagrams in the XA-H3
User Manual)
P3.0_CS4_RTClk1:
Port 3 Bit 0, or CS4 output, or UART1 RT Clock input
Active low chip selects CS1 through CS5 come out of reset disabled. CS2 through CS5 are not
used with the “SWAP” operation (see “Memory Controller” chapter in the XA-H3 User Manual)
They are mappable to any region of the 16 MB address space.
P3.0
56
I/O
2
P3.1
57
I/O
P3.1_CS5_RTS1:
Port 3 Bit 1, or CS5 output, or UART1 Request To Send output
Active low chip selects CS1 through CS5 come out of reset disabled. CS2 through CS5 are not
used with the “SWAP” operation (see “Memory Controller” chapter in the XA-H3 User Manual)
They are mappable to any region of the 16 MB address space.
P3.2
58
I/O
P3.2_Timer0_ResetOut:
Port 3 Bit 2, or Timer0 input or output, or ResetOut output.
ResetOut:
If the ResetOut function is selected, this pin outputs a low whenever the XA-H3
processor is reset by an internal source (Watchdog Reset or the RESET instruction.)
WARNING:
Unlike the other 31 GPIO pins, during power up reset, this pin can output a strongly
driven low pulse. The duration of this low pulse ranges from 0 ns to 258 system clocks, starting at
the time that VCC is valid. The state of the ResetIn pin does not affect this pulse; in other words
ResetIn is not passed to ResetOut.
When used as GPIO, this pin can also be driven low by software without resetting the XA-H3.
P3.3
63
I/O
P3.3_Timer1_BRG1:
Port 3 Bit 3, or Timer1 input or output, or UART1 BRG output.
P3.4
64
I/O
P3.4_CTS1:
Port 3 Bit 4, or UART1 Clear To Send input
P3.5
65
I/O
P3.5_RxD1:
Port 3 Bit 5, or UART1 Receive Data input
P3.6
66
I/O
P3.6_TxD1:
Port 3 Bit 6, or UART1 Transmit Data output
P3.7
67
I/O
P3.7_Int1_TRClk1:
Port 3 Bit 7, or External Interrupt 1 input, or UART1 TR Clock input
2
CD1_Int2
78
I/O
CD1_Int2:
UART1 Carrier Detect, or External Interrupt 2
Int0
79
I/O
External Interrupt 0
NOTES:
1. See XA-H3 User Guide,“Pins Chapter,” for how to program selection of pin functions.
2. RTClk input is usually used for Rx Clock if an external clock is needed, but can be used for either Rx or Tx or both. TRClk is usually used for
Tx Clock, but can be used for Rx or Tx or both.