- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371305 > XA-H3 (NXP Semiconductors N.V.) CMOS 16-bit highly integrated microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | XA-H3 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | CMOS 16-bit highly integrated microcontroller |
| 中文描述： | 的CMOS 16位高度集成的微控制器 |
| 文件頁數(shù)： | 7/36頁 |
| 文件大小： | 183K |
| 代理商： | XA-H3 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Philips Semiconductors
Preliminary specification
XA-H3
CMOS 16-bit highly integrated microcontroller
1999 Sep 24
7
PIN DESCRIPTIONS
Mnemonic
Lqfp
Pin No.
1, 19, 28,
44, 59,
76, 88
Type
Name and Function
See
Note
V
SS
I
Ground:
0 V reference.
V
DD
2, 20, 29,
43, 62,
77, 89
I
Power Supply:
This is the power supply voltage for normal, idle, and power down operation.
ResetIn
55
I
Reset:
A low on this pin resets the microcontroller, causing I/O ports and peripherals to take on
their default states, and the processor to begin execution at the address contained in the reset
vector.
WAIT/
Size16
52
I
Wait/Size16:
During Reset, this input determines bus size for boot device (“1” = 16-bit boot device;
“0” = 8-bit.) During normal operation this is the Wait input (“1” = Wait; “0” = Proceed.)
Crystal 1:
Input to the inverting amplifier used in the oscillator circuit and input to the internal clock
generator circuits.
Crystal 2:
Output from the oscillator amplifier.
XTALIn
60
I
XTALOut
61
I
CS0
49
O
Chip Select 0:
This output provides the active low chip select to the boot device (usually ROM or
Flash.) From reset, it is enabled and mapped to an address range based at 000000h. It can be
remapped by software to a higher base in the address map (see the “Memory Interface” chapter in
the XA-H3 User Manual)
CS1
48
O
Chip Select 1*:
Chip Selects 1 through 5 come out of reset disabled. They function as normal chip
selects on the H3. CS1 can be “swapped” with CS0 (see the SWAP operation in the “Memory
Controller” chapter of the XA-H3 User Manual) CS1 is usually mapped to be based at 000000h
after the swap, but is capable of being based anywhere in the 16 MB address space.
CS2
47
O
Chip Select 2 *:
Active low Chip Selects CS1 through CS5 come out of reset disabled. They can
be programmed to function as normal chip selects. CS2 through CS5 are not used with the
“SWAP” operation (only /CS0 and CS1 can be swapped; see “Memory Controller” chapter in the
XA-H3 User Manual) They are mappable to any region of the 16 MB address space.
CS3
46
O
Chip Select 3 *:
See Chip Select 2 for description.
See Pins 56, 57 for 2 additional Chip Selects
WE
50
O
Write Enable:
Goes active low during all bus write cycles only.
OE
51
O
Output Enable:
Goes active low during all bus read cycles only.
BLE
54
O
Byte Low Enable:
Goes active low during all bus cycles that access data bus lines D7 – D0, read
or write.
Byte High Enable:
Goes active low during all bus cycles that access data bus lines D15 – D8,
read or write. Never goes active on an 8-bit bus; always goes active on Reads or Fetches on a
16-bit bus, even if the processor does not need these bits. In other words, all Reads (byte or word)
on a 16-bit bus, assert BHE.
BHE
53
O
ClkOut
45
O
Clock Output:
This pin outputs a buffered version of the internal CPU clock. The clock output may
be used in conjunction with the external bus to synchronize WAIT state generators, etc. The clock
output may be disabled by software.
WARNING:
The capacitive loading on this output must not
exceed 40 pf.
A19 – A0
24 – 21,
18 – 3
42 – 30,
27 – 25
90
O
Address[19:0]:
These address lines output A19 – A0 during all external bus cycles.
D15 – D0
I/O
Data[15:0]:
Bi-directional data bus, D15 – D0; for those bus cycles that are programmed to occur
on an “8-bit bus”, D15 – D8 are unused.
P0.0_BRG0*:
Port 0 Bit 0, or UART0 BRG output, or UART0
TxClk
output
P0.0
I/O
1
P0.1
91
I/O
P0.1_RTS0:
Port 0 Bit 1 , or UART0
RTS
(Request To Send) output.
1
P0.2
92
I/O
P0.2_CTS0:
Port 0 Bit 2, or UART0 CTS (Clear To Send) input.
1
P0.3
93
I/O
P0.3_CD0:
Port 0 Bit 3, or UART0 Carrier Detect input.
1
P0.4
94
I/O
P0.4_TRClk0:
Port 0 Bit 4, or UART0 TR clock input.
1, 2
P0.5
95
I/O
P0.5_RTClk0:
Port 0 Bit 5, or UART0 RT clock input.
1, 2
P0.6
99
I/O
P0.6:
Port 0 Bit 6
1
P0.7
100
I/O
P0.7:
Port 0 Bit 7
1
TxD0
96
O
TxD0:
Transmit data for UART0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XA-H4 | Single-chip 16-bit microcontroller |
| XACA04SPEC0304 | CONTROL STATION 4WAY |
| XACA06SPEC0305 | CONTROL STATION 6WAY |
| XACA215 | FERNSTEUEREINHEIT |
| XALB222 | WIPPSCHALTER ZB2 STEUERGEHAEUSE TASTEN 2 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XA-H4 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 16-bit microcontroller |
| XAI.50V2200 | 制造商:Xicon Passive Components 功能描述: |
| XAIR1-3402-101B | 制造商:Advantech Co Ltd 功能描述:CARRIER BOARD, AIR PRODUCTS 3402-101B3 - Bulk |
| XAIR1-3402-CARTON | 制造商:Advantech Co Ltd 功能描述:D-AIR01-SOM7562-01 - OUTER CARTON - Bulk |
| XAITD-100 | 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:XAITD Series FAST / TTL Buffered 10-Tap Delay Modules |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。