- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19901 > XC18V04PC44C (Xilinx Inc)IC PROM SER C-TEMP 3.3V 44-PLCC PDF資料下載
參數(shù)資料
| 型號： | XC18V04PC44C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 12/24頁 |
| 文件大小： | 0K |
| 描述： | IC PROM SER C-TEMP 3.3V 44-PLCC |
| 標(biāo)準(zhǔn)包裝： | 26 |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 存儲容量： | 4Mb |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 管件 |
| 其它名稱： | 122-1274 XC18V04PC44C-ND |
XC18V00 Series In-System-Programmable Configuration PROMs
DS026 (v5.2) January 11, 2008
Product Specification
2
R
Pinout and Pin Description
Table 1 provides a list of the pin names and descriptions for the 44-pin VQFP and PLCC and the 20-pin SOIC and PLCC
packages.
Table 1: Pin Names and Descriptions
Pin
Name
Boundary-
Scan Order
Function
Pin Description
44-pin VQFP
44-pin
PLCC
20-pin
SOIC &
PLCC
D0
4
DATA OUT
D0 is the DATA output pin to provide data for
configuring an FPGA in serial mode.
40
2
1
3OUTPUT
ENABLE
D1
6
DATA OUT
D0-D7 are the output pins to provide parallel
data for configuring a Xilinx FPGA in Slave
Parallel/SelectMAP mode.
D1-D7 remain in high-Z state when the PROM
operates in serial mode.
D1-D7 can be left unconnected when the
PROM is used in serial mode.
29
35
16
5OUTPUT
ENABLE
D2
2
DATA OUT
42
4
2
1OUTPUT
ENABLE
D3
8
DATA OUT
27
33
15
7OUTPUT
ENABLE
D4
24
DATA OUT
9
15
7(1)
23
OUTPUT
ENABLE
D5
10
DATA OUT
25
31
14
9OUTPUT
ENABLE
D6
17
DATA OUT
14
20
9
16
OUTPUT
ENABLE
D7
14
DATA OUT
19
25
12
13
OUTPUT
ENABLE
CLK
0
DATA IN
Each rising edge on the CLK input increments
the internal address counter if both CE is Low
and OE/RESET is High.
43
5
3
OE/
RESET
20
DATA IN
When Low, this input holds the address
counter reset and the DATA output is in a high-
Z state. This is a bidirectional open-drain pin
that is held Low while the PROM is reset.
Polarity is NOT programmable.
13
19
8
19
DATA OUT
18
OUTPUT
ENABLE
CE
15
DATA IN
When CE is High, the device is put into low-
power standby mode, the address counter is
reset, and the DATA pins are put in a high-Z
state.
15
21
10
CF
22
DATA OUT
Allows JTAG CONFIG instruction to initiate
FPGA configuration without powering down
FPGA. This is an open-drain output that is
pulsed Low by the JTAG CONFIG command.
10
16
7(1)
21
OUTPUT
ENABLE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AGM22DTMH | CONN EDGECARD 44POS R/A .156 SLD |
| XC17V04PC44I | IC PROM SER 4MBIT 3.3V 44-PLCC |
| RSA36DRSZ-S664 | CONN EDGECARD 72POS DIP .125 SLD |
| XC17V04PC20I | IC PROM SER 4MBIT 3.3V 20-PLCC |
| T95R336M035EAAS | CAP TANT 33UF 35V 20% 2824 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC18V04-PC44C | 制造商:Xilinx 功能描述: |
| XC18V04PC44C0100 | 制造商:Xilinx 功能描述: |
| XC18V04PC44C0901 | 制造商:Xilinx 功能描述: |
| XC18V04PC44C0936 | 制造商:Xilinx 功能描述:XLXXC18V04PC44C0936 IC SYSTEM GATE |
| XC18V04PC44C1 | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。