參數(shù)資料
型號(hào)： XC18V04PC44C
廠商： Xilinx Inc
文件頁(yè)數(shù)： 16/24頁(yè)
文件大?。?/td> 0K
描述： IC PROM SER C-TEMP 3.3V 44-PLCC
標(biāo)準(zhǔn)包裝： 26
可編程類(lèi)型： 系統(tǒng)內(nèi)可編程
存儲(chǔ)容量： 4Mb
電源電壓： 3 V ~ 3.6 V
工作溫度： 0°C ~ 70°C
封裝/外殼： 44-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 44-PLCC（16.59x16.59）
包裝： 管件
其它名稱(chēng)： 122-1274
XC18V04PC44C-ND
XC18V00 Series In-System-Programmable Configuration PROMs
DS026 (v5.2) January 11, 2008
Product Specification
23
R
Revision History
The following table shows the revision history for this document.
Date
Version
Revision
02/09/99
1.0
First publication of this early access specification
08/23/99
1.1
Edited text, changed marking, added CF and parallel load
09/01/99
1.2
Corrected JTAG order, Security and Endurance data.
09/16/99
1.3
Corrected SelectMAP diagram, control inputs, reset polarity. Added JTAG and CF description,
256 Kbit and 128 Kbit devices.
01/20/00
2.0
Added Q44 Package, changed XC18xx to XC18Vxx
02/18/00
2.1
Updated JTAG configuration, AC and DC characteristics
04/04/00
2.2
Removed stand alone resistor on INIT pin in Figure 5. Added Virtex-E and EM parts to FPGA table.
06/29/00
2.3
Removed XC18V128 and updated format. Added AC characteristics for XC18V01, XC18V512, and
XC18V256 densities.
11/13/00
2.4
Features: changed 264 MHz to 264 Mb/s at 33 MHz; AC Spec.: TSCE units to ns, THCE CE High time
units to
μs. Removed Standby mode statement: “The lower power standby modes available on some
XC18V00 devices are set by the user in the programming software”. Changed 10,000 cycles
endurance to 20,000 cycles.
01/15/01
2.5
Updated Figures 5 and 6, added 4.7 resistors. Identification registers: changes ISP PROM product
ID from 06h to 26h.
04/04/01
2.6
Updated Figure 8, Virtex SelectMAP mode; added XC2V products to Compatible PROM table;
changed Endurance from 10,000 cycles, 10 years to 20,000, 20 years;
04/30/01
2.7
Updated Figure 8: removed Virtex-E in Note 2, fixed SelectMAP mode connections. Under "AC
to 25 ns.
06/11/01
2.8
for TSCE from 20 ms to 20 ns and for THCE from 2 ms to 2 μs.
09/28/01
2.9
Changed the Boundary-Scan order for the CEO pin in Table 1, updated the configuration bits values
in the table under "Xilinx FPGAs and Compatible PROMs", and added information to the
11/12/01
3.0
Updated for Spartan-IIE FPGA family.
12/06/01
3.1
Changed Figure 5(c).
02/27/02
3.2
Updated Table 2 and Figure 8 for the Virtex-II Pro family of devices.
03/15/02
3.3
Updated Xilinx software and modified Figure 8 and Figure 5.
03/27/02
3.4
Made changes to pages 1-3, 5, 7-11, 13, 14, and 18. Added new Figure 9 and Figure 9.
06/14/02
3.5
Made additions and changes to Table 2.
07/24/02
3.6
Changed last bullet under Connecting Configuration PROMs, page 9.
09/06/02
3.7
Multiple minor changes throughout, plus the addition of Pinout Diagrams, page 4 and the deletion
of Figure 9.
10/31/02
3.8
Made minor change on Figure 5 (b) and changed orientation of SO20 diagram on page 5.
11/18/02
3.9
Added XC2S400E and XC2S600E to Table 2.
04/17/03
3.10
相關(guān)PDF資料
PDF描述
AGM22DTMH CONN EDGECARD 44POS R/A .156 SLD
XC17V04PC44I IC PROM SER 4MBIT 3.3V 44-PLCC
RSA36DRSZ-S664 CONN EDGECARD 72POS DIP .125 SLD
XC17V04PC20I IC PROM SER 4MBIT 3.3V 20-PLCC
T95R336M035EAAS CAP TANT 33UF 35V 20% 2824
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC18V04-PC44C 制造商:Xilinx 功能描述:
XC18V04PC44C0100 制造商:Xilinx 功能描述:
XC18V04PC44C0901 制造商:Xilinx 功能描述:
XC18V04PC44C0936 制造商:Xilinx 功能描述:XLXXC18V04PC44C0936 IC SYSTEM GATE
XC18V04PC44C1 制造商:Xilinx 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*