參數(shù)資料
型號: XC2S100-5FG256C
廠商: Xilinx Inc
文件頁數(shù): 57/99頁
文件大小: 0K
描述: IC FPGA 2.5V 600 CLB'S 256-FBGA
標(biāo)準(zhǔn)包裝: 1
系列: Spartan®-II
LAB/CLB數(shù): 600
邏輯元件/單元數(shù): 2700
RAM 位總計: 40960
輸入/輸出數(shù): 176
門數(shù): 100000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 256-BGA
供應(yīng)商設(shè)備封裝: 256-FBGA(17x17)
其它名稱: 122-1226
XC2S100-5FG256C-ND
Spartan-II FPGA Family: DC and Switching Characteristics
DS001-3 (v2.8) June 13, 2008
Module 3 of 4
Product Specification
60
R
Calculation of TIOOP as a Function of
Capacitance
TIOOP is the propagation delay from the O Input of the IOB
to the pad. The values for TIOOP are based on the standard
capacitive load (CSL) for each I/O standard as listed in the
For other capacitive loads, use the formulas below to
calculate an adjusted propagation delay, TIOOP1.
TIOOP1 = TIOOP + Adj + (CLOAD – CSL) * FL
Where:
Adj
is selected from "IOB Output Delay
according to the I/O standard used
CLOAD is the capacitive load for the design
FL
is the capacitance scaling factor
Delay Measurement Methodology
Standard
VL(1)
VH (1)
Meas.
Point
VREF
Typ(2)
LVTTL
0
3
1.4
-
LVCMOS2
0
2.5
1.125
-
PCI33_5
Per PCI Spec
-
PCI33_3
Per PCI Spec
-
PCI66_3
Per PCI Spec
-
GTL
VREF – 0.2 VREF + 0.2 VREF
0.80
GTL+
VREF – 0.2 VREF + 0.2 VREF
1.0
HSTL Class I
VREF – 0.5 VREF + 0.5 VREF
0.75
HSTL Class III
VREF – 0.5 VREF + 0.5 VREF
0.90
HSTL Class IV VREF – 0.5 VREF + 0.5 VREF
0.90
SSTL3 I and II VREF – 1.0 VREF + 1.0 VREF
1.5
SSTL2 I and II VREF – 0.75 VREF + 0.75 VREF
1.25
CTT
VREF – 0.2 VREF + 0.2 VREF
1.5
AGP
VREF
(0.2xVCCO)
VREF +
(0.2xVCCO)
VREF Per AGP
Spec
Notes:
1.
Input waveform switches between VL and VH.
2.
Measurements are made at VREF Typ, Maximum, and
Minimum. Worst-case values are reported.
3.
I/O parameter measurements are made with the capacitance
values shown in the table, "Constants for Calculating TIOOP".
See Xilinx application note XAPP179 for the appropriate
terminations.
4.
I/O standard measurements are reflected in the IBIS model
information except where the IBIS format precludes it.
Constants for Calculating TIOOP
Standard
CSL(1)
(pF)
FL
(ns/pF)
LVTTL Fast Slew Rate, 2 mA drive
35
0.41
LVTTL Fast Slew Rate, 4 mA drive
35
0.20
LVTTL Fast Slew Rate, 6 mA drive
35
0.13
LVTTL Fast Slew Rate, 8 mA drive
35
0.079
LVTTL Fast Slew Rate, 12 mA drive
35
0.044
LVTTL Fast Slew Rate, 16 mA drive
35
0.043
LVTTL Fast Slew Rate, 24 mA drive
35
0.033
LVTTL Slow Slew Rate, 2 mA drive
35
0.41
LVTTL Slow Slew Rate, 4 mA drive
35
0.20
LVTTL Slow Slew Rate, 6 mA drive
35
0.100
LVTTL Slow Slew Rate, 8 mA drive
35
0.086
LVTTL Slow Slew Rate, 12 mA drive
35
0.058
LVTTL Slow Slew Rate, 16 mA drive
35
0.050
LVTTL Slow Slew Rate, 24 mA drive
35
0.048
LVCMOS2
35
0.041
PCI 33 MHz 5V
50
0.050
PCI 33 MHZ 3.3V
10
0.050
PCI 66 MHz 3.3V
10
0.033
GTL
0
0.014
GTL+
0
0.017
HSTL Class I
20
0.022
HSTL Class III
20
0.016
HSTL Class IV
20
0.014
SSTL2 Class I
30
0.028
SSTL2 Class II
30
0.016
SSTL3 Class I
30
0.029
SSTL3 Class II
30
0.016
CTT
20
0.035
AGP
10
0.037
Notes:
1.
I/O parameter measurements are made with the capacitance
values shown above. See Xilinx application note XAPP179
for the appropriate terminations.
2.
I/O standard measurements are reflected in the IBIS model
information except where the IBIS format precludes it.
相關(guān)PDF資料
PDF描述
25AA010AT-I/MNY IC EEPROM SER 1K 1.8V 8TDFN
3-747579-6 CONN FERRULE STRAIGHT DB9/15/25
24LC64-E/SN IC EEPROM 64KBIT 400KHZ 8SOIC
93LC56C-I/ST IC EEPROM 2KBIT 3MHZ 8TSSOP
XC2S150-5FG256I IC FPGA 2.5V I-TEMP 256-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2S1005-FG256C 制造商:Xilinx 功能描述:Field-Programmable Gate Array, 2700 Cell, 256 Pin, Plastic, BGA
XC2S1005FG256I 制造商:XILINX 功能描述:New
XC2S100-5FG256I 功能描述:IC FPGA 2.5V I-TEMP 256-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-II 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XC2S1005FG456C 制造商:Xilinx 功能描述:
XC2S100-5FG456C 功能描述:IC FPGA 2.5V 600 CLB'S 456-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-II 標(biāo)準(zhǔn)包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計:226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28)