- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371311 > XC2S400E-6FG456I FPGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC2S400E-6FG456I |
| 英文描述： | FPGA |
| 中文描述： | FPGA的 |
| 文件頁數(shù)： | 2/21頁 |
| 文件大?。?/td> | 183K |
| 代理商： | XC2S400E-6FG456I |
Spartan-IIE 1.8V FPGA Family: DC and Switching Characteristics
2
www.xilinx.com
1-800-255-7778
DS077-3 (v2.0) November 18, 2002
Product Specification
R
Recommended Operating Conditions
DC Characteristics Over Operating Conditions
Symbol
T
J
Description
Min
0
–
40
Max
85
100
Units
°
C
°
C
V
V
V
V
ns
Junction temperature
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
V
CCINT
Supply voltage relative to GND
(1)
1.8
–
5%
1.8
–
5%
1.2
1.2
-
1.8 + 5%
1.8 + 5%
3.6
3.6
250
V
CCO
Supply voltage relative to GND
(2)
T
IN
Input signal transition time
(3)
Notes:
1.
Functional operation is guaranteed down to a minimum V
of 1.62V (Nominal V
CCINT
–
10%). For every 50 mV reduction in
V
CCINT
below 1.71V (nominal V
CCINT
–
5%), all delay parameters increase by 3%.
Minimum and maximum values for V
CCO
vary according to the I/O standard selected.
Input and output measurement threshold is ~50% of V
CCO
.
2.
3.
Symbol
V
DRINT
Description
Min
1.5
Typ
-
Max
-
Units
V
Data retention V
CCINT
voltage (below which configuration data may
be lost)
Data retention V
CCO
voltage (below which configuration data may
be lost)
Quiescent V
CCINT
supply current
(1)
V
DRIO
1.2
-
-
V
I
CCINTQ
XC2S50E
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
200
200
200
200
300
300
300
300
300
300
300
300
400
400
2
20
+10
8
0.25
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
μ
A
μ
A
pF
mA
XC2S100E
XC2S150E
XC2S200E
XC2S300E
XC2S400E
XC2S600E
I
CCOQ
I
REF
I
L
C
IN
I
RPU
Quiescent V
CCO
supply current
(1)
V
REF
current per V
REF
pin
Input or output leakage current
(2)
Input capacitance (sample tested)
Pad pull-up (when selected) @ V
IN
= 0V, V
CCO
= 3.3V
(sample tested)
(3)
Pad pull-down (when selected) @ V
IN
= 3.6V (sample tested)
(3)
–
10
-
-
TQ, PQ, FG, FT packages
I
RPD
-
-
0.25
mA
Notes:
1.
2.
With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
The I/O leakage current specification applies only when the V
CCINT
and V
CCO
supply voltages have reached their respective
minimum Recommended Operating Conditions.
Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down
resistors do not provide valid logic levels when input pins are connected to other circuits.
3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC2S400E-6FG676C | FPGA |
| XC2S400E-6FG676I | FPGA |
| XC2S400E-6FT256C | FPGA |
| XC2S400E-6FT256I | FPGA |
| XC2S400E-7FG456C | FPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC2S400E-6FG676C | 制造商:Xilinx 功能描述:FPGA SPARTAN-IIE 400K GATES 10800 CELLS 357MHZ 1.8V 676FBGA - Trays |
| XC2S400E-6FG676I | 制造商:Xilinx 功能描述:FPGA SPARTAN-IIE 400K GATES 10800 CELLS 357MHZ 1.8V 676FBGA - Trays |
| XC2S400E-6FGG456C | 功能描述:IC SPARTAN-IIE FPGA 400K 456FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-IIE 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC2S400E-6FGG456I | 制造商:Xilinx 功能描述:FPGA SPARTAN-IIE 400K GATES 10800 CELLS 357MHZ 1.8V 456FBGA - Trays |
| XC2S400E-6FGG676C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-IIE FPGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。