<big id="ewdkw"><tr id="ewdkw"></tr></big>
  • <rt id="ewdkw"></rt>
  • <var id="ewdkw"><delect id="ewdkw"><output id="ewdkw"></output></delect></var>
    <span id="ewdkw"><tbody id="ewdkw"><optgroup id="ewdkw"></optgroup></tbody></span>
    <li id="ewdkw"><em id="ewdkw"></em></li>
  • <i id="ewdkw"></i>
  • <table id="ewdkw"></table>
  • 參數(shù)資料
    型號: XC3S500E-4FG320I
    廠商: Xilinx Inc
    文件頁數(shù): 19/227頁
    文件大?。?/td> 0K
    描述: IC FPGA SPARTAN 3E 320FBGA
    標(biāo)準(zhǔn)包裝: 84
    系列: Spartan®-3E
    LAB/CLB數(shù): 1164
    邏輯元件/單元數(shù): 10476
    RAM 位總計: 368640
    輸入/輸出數(shù): 232
    門數(shù): 500000
    電源電壓: 1.14 V ~ 1.26 V
    安裝類型: 表面貼裝
    工作溫度: -40°C ~ 100°C
    封裝/外殼: 320-BGA
    供應(yīng)商設(shè)備封裝: 320-FBGA(19x19)
    第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁
    DS312 (v4.1) July 19, 2013
    Product Specification
    115
    Copyright 2005–2013 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, Artix, Kintex, Zynq, Vivado, and other designated brands included herein are trademarks of Xilinx
    in the United States and other countries. PCI and PCI-X are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.
    DC Electrical Characteristics
    In this section, specifications may be designated as
    Advance, Preliminary, or Production. These terms are
    defined as follows:
    Advance: Initial estimates are based on simulation, early
    characterization, and/or extrapolation from the
    characteristics of other families. Values are subject to
    change. Use as estimates, not for production.
    Preliminary: Based on characterization. Further changes
    are not expected.
    Production: These specifications are approved once the
    silicon has been characterized over numerous production
    lots. Parameter values are considered stable with no future
    changes expected.
    All parameter limits are representative of worst-case supply
    voltage and junction temperature conditions. Unless
    otherwise noted, the published parameter values apply
    to all Spartan-3E devices. AC and DC characteristics
    are specified using the same numbers for both
    commercial and industrial grades.
    Absolute Maximum Ratings
    Stresses beyond those listed under Table 73, Absolute
    Maximum Ratings may cause permanent damage to the
    device. These are stress ratings only; functional operation
    of the device at these or any other conditions beyond those
    listed under the Recommended Operating Conditions is not
    implied. Exposure to absolute maximum conditions for
    extended periods of time adversely affects device reliability.
    156
    Spartan-3E FPGA Family:
    DC and Switching Characteristics
    DS312 (v4.1) July 19, 2013
    Product Specification
    Table 73: Absolute Maximum Ratings
    Symbol
    Description
    Conditions
    Min
    Max
    Units
    VCCINT
    Internal supply voltage
    –0.5
    1.32
    V
    VCCAUX
    Auxiliary supply voltage
    –0.5
    3.00
    V
    VCCO
    Output driver supply voltage
    –0.5
    3.75
    V
    VREF
    Input reference voltage
    –0.5
    VCCO +0.5(1)
    V
    VIN(1,2,3,4) Voltage applied to all User I/O pins and
    Dual-Purpose pins
    Driver in a
    high-impedance
    state
    Commercial
    –0.95
    4.4
    V
    Industrial
    –0.85
    4.3
    V
    Voltage applied to all Dedicated pins
    All temp. ranges
    –0.5
    VCCAUX+0.5(3)
    V
    IIK
    Input clamp current per I/O pin
    –0.5 V
    < VIN < (VCCO + 0.5 V)
    ±100
    mA
    VESD
    Electrostatic Discharge Voltage
    Human body model
    ±2000
    V
    Charged device model
    ±500
    V
    Machine model
    ±200
    V
    TJ
    Junction temperature
    –125
    °C
    TSTG
    Storage temperature
    –65
    150
    °C
    Notes:
    1.
    Each of the User I/O and Dual-Purpose pins is associated with one of the four banks’ VCCO rails. Keeping VIN within 500 mV of the
    associated VCCO rails or ground rail ensures that the internal diode junctions do not turn on. Table 77 specifies the VCCO range used to
    evaluate the maximum VIN voltage.
    2.
    Input voltages outside the -0.5V to VCCO + 0.5V (or VCCAUX + 0.5V) voltage range are require the IIK input diode clamp diode rating is met
    and no more than 100 pins exceed the range simultaneously. Prolonged exposure to such current may compromise device reliability. A
    sustained current of 10 mA will not compromise device reliability. See XAPP459: Eliminating I/O Coupling Effects when Interfacing
    Large-Swing Single-Ended Signals to User I/O Pins on Spartan-3 Families for more details.
    3.
    All Dedicated pins (PROG_B, DONE, TCK, TDI, TDO, and TMS) draw power from the VCCAUX rail (2.5V). Meeting the VIN max limit ensures
    that the internal diode junctions that exist between each of these pins and the VCCAUX rail do not turn on. Table 77 specifies the VCCAUX
    range used to evaluate the maximum VIN voltage. As long as the VIN max specification is met, oxide stress is not possible.
    4.
    See XAPP459: Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins on Spartan-3
    Families.
    5.
    For soldering guidelines, see UG112: Device Packaging and Thermal Characteristics and XAPP427: Implementation and Solder Reflow
    Guidelines for Pb-Free Packages.
    相關(guān)PDF資料
    PDF描述
    25LC040AT-I/MNY IC EEPROM SER 4K 512X8 8TDFN
    5552568-1 CONN CHAMP JACKSCREW KIT 4-40
    25AA040AT-I/MNY IC EEPROM SER 4K 512X8 8TDFN
    XC3S500E-5FGG320C IC FPGA SPARTAN-3E 500K 320-FBGA
    XC3S500E-4FGG320I IC FPGA SPARTAN-3E 500K 320-FBGA
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    XC3S500E-4FGG320C 功能描述:IC SPARTAN-3E FPGA 500K 320FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3E 標(biāo)準(zhǔn)包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計:221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA(23x23) 其它名稱:220-1241
    XC3S500E-4FGG320I 功能描述:IC FPGA SPARTAN-3E 500K 320-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3E 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
    XC3S500E-4FT256C 制造商:Xilinx 功能描述:FPGA SPARTAN-3E 500K GATES 10476 CELLS 572MHZ 90NM 1.2V 256F - Trays
    XC3S500E-4FT256I 功能描述:IC FPGA SPARTAN 3E 256FTBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3E 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
    XC3S500E-4FT256I4003 制造商:Xilinx 功能描述: