參數(shù)資料
型號: XC3S50A-4VQ100I
廠商: Xilinx Inc
文件頁數(shù): 20/132頁
文件大?。?/td> 0K
描述: IC FPGA SPARTAN 3 100VQFP
標準包裝: 90
系列: Spartan®-3A
LAB/CLB數(shù): 176
邏輯元件/單元數(shù): 1584
RAM 位總計: 55296
輸入/輸出數(shù): 68
門數(shù): 50000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 100-TQFP
供應商設備封裝: 100-VQFP(14x14)
Pinout Descriptions
116
DS529-4 (v2.0) August 19, 2010
User I/Os by Bank
Table 84 and Table 85 indicate how the user-I/O pins are
distributed between the four I/O banks on the FG484
package. The AWAKE pin is counted as a dual-purpose I/O.
Footprint Migration Differences
Table 86 summarizes any footprint and functionality
differences between the XC3S700A and the XC3S1400A
FPGAs that might affect easy migration between devices
available in the FG484 package. There are three such balls.
All other pins not listed in Table 86 unconditionally migrate
between Spartan-3A devices available in the FG484
package.
The arrows indicate the direction for easy migration.
Table 84: User I/Os Per Bank for the XC3S700A in the FG484 Package
Package
Edge
I/O Bank
Maximum I/O
All Possible I/O Pins by Type
I/O
INPUT
DUAL
VREF
CLK
Top
0
92
58
17
1
8
Right
1
94
33
15
30
8
Bottom
2
92
43
11
21
9
8
Left
3
94
61
17
0
8
TOTAL
372
195
60
52
33
32
Table 85: User I/Os Per Bank for the XC3S1400A in the FG484 Package
Package
Edge
I/O Bank
Maximum I/O
All Possible I/O Pins by Type
I/O
INPUT
DUAL
VREF
CLK
Top
0
92
58
17
1
8
Right
1
94
33
15
30
8
Bottom
2
95
43
13
21
10
8
Left
3
94
61
17
0
8
TOTAL
375
195
62
52
34
32
Table 86: FG484 Footprint Migration Differences
Pin
Bank
XC3S700A
Migration
XC3S1400A
T8
2
N.C.
INPUT/VREF
U7
2
N.C.
INPUT
U16
2
N.C.
INPUT
DIFFERENCES
3
Legend:
This pin can unconditionally migrate from the device
on the left to the device on the right. Migration in the
other direction is possible depending on how the pin is
configured for the device on the right.
相關(guān)PDF資料
PDF描述
HMC40DRAH CONN EDGECARD 80POS R/A .100 SLD
RSC60DRYN-S734 CONN EDGECARD 120PS DIP .100 SLD
RMC60DRYN-S734 CONN EDGECARD 120PS DIP .100 SLD
RSC60DRYH-S734 CONN EDGECARD 120PS DIP .100 SLD
RMC60DRYH-S734 CONN EDGECARD 120PS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3S50A-4VQG100C 功能描述:IC FPGA SPARTAN-3A 50K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計:221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應商設備封裝:388-FPBGA(23x23) 其它名稱:220-1241
XC3S50A-4VQG100I 功能描述:IC FPGA SPARTAN-3A 50K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計:221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應商設備封裝:388-FPBGA(23x23) 其它名稱:220-1241
XC3S50A-5FT256C 功能描述:IC SPARTAN-3A FPGA 50K 256FTBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)
XC3S50A-5FTG256C 功能描述:IC SPARTAN-3A FPGA 50K 256FTBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計:226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應商設備封裝:208-PQFP(28x28)
XC3S50A-5TQ144C 功能描述:IC SPARTAN-3A FPGA 50K 144-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)