- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4169 > XC5210-6PQ240C (Xilinx Inc)IC FPGA 324 CLB'S 240-PQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XC5210-6PQ240C |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 43/73頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA 324 CLB'S 240-PQFP |
| 產(chǎn)品變化通告： | XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010 |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | XC5200 |
| LAB/CLB數(shù)： | 324 |
| 邏輯元件/單元數(shù)： | 1296 |
| 輸入/輸出數(shù)： | 196 |
| 門數(shù)： | 16000 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 240-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 240-PQFP（32x32） |
| 其它名稱： | 122-1151 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)當(dāng)前第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)
R
XC5200 Series Field Programmable Gate Arrays
7-130
November 5, 1998 (Version 5.2)
XC5200 Guaranteed Input and Output Parameters (Pin-to-Pin)
All values listed below are tested directly, and guaranteed over the operating conditions. The same parameters can also be
derived indirectly from the Global Buffer specifications. The delay calculator uses this indirect method, and may
overestimate because of worst-case assumptions. When there is a discrepancy between these two methods, the values
listed below should be used, and the derived values should be considered conservative overestimates.
Speed Grade
-6
-5
-4
-3
Description
Symbol
Device
Max
(ns)
Max
(ns)
Max
(ns)
Max
(ns)
Global Clock to Output Pad (fast)
T
ICKOF
(Max)
XC5202
16.9
15.1
10.9
9.8
XC5204
17.1
15.3
11.3
9.9
XC5206
17.2
15.4
11.9
10.8
XC5210
17.2
15.4
12.8
11.2
XC5215
19.0
17.0
12.8
11.7
Global Clock to Output Pad (slew-limited)
T
ICKO
(Max)
XC5202
21.4
18.7
12.6
11.5
XC5204
21.6
18.9
13.3
11.9
XC5206
21.7
19.0
13.6
12.5
XC5210
21.7
19.0
15.0
12.9
XC5215
24.3
21.2
15.0
13.1
Input Set-up Time (no delay) to CLB Flip-Flop
T
PSUF
(Min)
XC5202
2.5
2.0
1.9
XC5204
2.3
1.9
XC5206
2.2
1.9
XC5210
2.2
1.9
1.8
XC5215
2.0
1.8
1.7
Input Hold Time (no delay) to CLB Flip-Flop
T
PHF
(Min)
XC5202
3.8
3.5
XC5204
3.9
3.8
3.6
XC5206
4.4
4.3
XC5210
5.1
4.9
4.8
XC5215
5.8
5.7
5.6
Input Set-up Time (with delay) to CLB Flip-Flop DI Input
T
PSU
XC5202
7.3
6.6
XC5204
7.3
6.6
XC5206
7.2
6.5
6.4
6.3
XC5210
7.2
6.5
6.0
XC5215
6.8
5.7
Input Set-up Time (with delay) to CLB Flip-Flop F Input
T
PSU
L
(Min)
XC5202
8.8
7.7
7.5
XC5204
8.6
7.5
XC5206
8.5
7.4
XC5210
8.5
7.4
7.3
XC5215
8.5
7.4
7.2
Input Hold Time (with delay) to CLB Flip-Flop
T
PH
(Min)
XC52xx
0
00
0
Note: 1. These measurements assume that the CLB flip-flop uses a direct interconnect to or from the IOB. The INREG/ OUTREG
properties, or XACT-Performance, can be used to assure that direct connects are used. tPSU applies only to the CLB input
DI that bypasses the look-up table, which only offers direct connects to IOBs on the left and right edges of the die. tPSUL
applies to the CLB inputs F that feed the look-up table, which offers direct connect to IOBs on all four edges, as do the CLB
Q outputs.
2. When testing outputs (fast or slew-limited), half of the outputs on one side of the device are switching.
Global Clock-to-Output Delay
Q
.
Direct
Connect
IOB
CLB
FAST
BUFG
Global Clock-to-Output Delay
Q
.
Direct
Connect
IOB
CLB
BUFG
Input
Set-up
& Hold
Time
F,DI
IOB(NODELAY) Direct
Connect
CLB
BUFG
Input
Set-up
& Hold
Time
Direct
Connect
CLB
IOB(NODELAY)
F,DI
BUFG
Input
Set-up
& Hold
Time
IOB
Direct
Connect
CLB
DI
BUFG
Input
Set-up
& Hold
Time
IOB
Direct
Connect
CLB
BUFG
F
Input
Set-up
& Hold
Time
IOB Direct
Connect
CLB
BUFG
F,DI
Product Obsolete or Under Obsolescence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC5210-5PQ240C | IC FPGA 324 CLB'S 240-PQFP |
| XC5210-6PQ208C | IC FPGA 324 CLB'S 208-PQFP |
| 88997-2 | CONTACT TIN SOLDER FLAT FLEX |
| ABC65DREI-S93 | CONN EDGECARD 130PS .100 EYELET |
| GMC22DTEF | CONN EDGECARD 44POS .100 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC5210-6PQ240I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| XC5210-6PQG208C | 制造商:Xilinx 功能描述: |
| XC52106T144C | 制造商:Xilinx 功能描述: |
| XC5210-6TQ144C | 功能描述:IC FPGA 324 CLB'S 144-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:XC5200 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC5210-6TQ144I | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。