參數(shù)資料
型號(hào): XC56L307VF160
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 49/104頁(yè)
文件大?。?/td> 0K
描述: IC DSP 24BIT FIXED POINT 196-BGA
標(biāo)準(zhǔn)包裝: 126
系列: DSP563xx
類型: 定點(diǎn)
接口: 主機(jī)接口,SSI,SCI
時(shí)鐘速率: 160MHz
非易失內(nèi)存: ROM(576 B)
芯片上RAM: 576kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.80V
安裝類型: 表面貼裝
封裝/外殼: 196-LBGA
供應(yīng)商設(shè)備封裝: 196-MAPBGA(15x15)
包裝: 托盤(pán)
AC Electrical Characteristics
DSP56L307 Technical Data, Rev. 6
Freescale Semiconductor
2-29
2.4.5.5 Asynchronous Bus Arbitration Timings
The asynchronous bus arbitration is enabled by internal synchronization circuits on BG and BB inputs. These
synchronization circuits add delay from the external signal until it is exposed to internal logic. As a result of this
delay, a DSP56300 part may assume mastership and assert BB, for some time after BG is deasserted. This is the
reason for timing 250.
Once BB is asserted, there is a synchronization delay from BB assertion to the time this assertion is exposed to other
DSP56300 components that are potential masters on the same bus. If BG input is asserted before that time, and BG
is asserted and BB is deasserted, another DSP56300 component may assume mastership at the same time.
Therefore, some non-overlap period between one BG input active to another BG input active is required. Timing 251
ensures that overlaps are avoided.
Table 2-16.
Asynchronous Bus Timings
No.
Characteristics
Expression
100 MHz
160 MHz
Unit
Min
Max
Min
Max
250
BB assertion window from BG input deassertion.
2.5
× Tc + 5
30
20.6
ns
251
Delay from BB assertion to BG assertion
2
× Tc + 5
25
17.5
ns
Notes:
1.
Bit 13 in the Operating Mode Register must be set to enable Asynchronous Arbitration mode.
2.
At 160 MHz, Asynchronous Arbitration mode is recommended.
3.
To guarantee timings 250 and 251, it is recommended that you assert non-overlapping BG inputs to different DSP56300
devices (on the same bus), as shown in Figure 2-21, where BG1 is the BG signal for one DSP56300 device while BG2 is the
BG signal for a second DSP56300 device.
Figure 2-21.
Asynchronous Bus Arbitration Timing
BG1
BB
251
BG2
250
250+251
相關(guān)PDF資料
PDF描述
XC56L307VL160 IC DSP 24BIT FIXED POINT 196-BGA
XC5VLX220T-1FFG1136I IC FPGA VIRTEX-5 220K 1136FBGA
XC5VSX35T-X1FFG665C IC FPGA VIRTEX 5 35K 665FFGBGA
XC6SLX150T-3FG900I IC FPGA SPARTAN 6 900FGGBGA
XC6SLX75T-4FGG676C IC FPGA SPARTAN 6 74K 676FGGBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC56L307VL150 功能描述:IC DSP 24BIT 150MHZ 196-MABGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:DSP563xx 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤(pán) 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
XC56L307VL160 功能描述:IC DSP 24BIT FIXED POINT 196-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:DSP563xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
XC5A0122 制造商:Omron Electronic Components LLC 功能描述:CONN DIN 41612 PL 100 POS 2.54MM SLDR RA TH - Bulk 制造商:Omron Electronic Components LLC 功能描述:CONNECTR 100POS RT-ANGL TERM DIN 制造商:Omron Electronic Components LLC 功能描述:Conn DIN 41612 PL 100 POS 2.54mm Solder RA Thru-Hole
XC5A-0122 功能描述:DIN 41612 連接器 CONNECTOR RoHS:否 制造商:HARTING 系列:har-bus 64 產(chǎn)品類型:Plugs 排數(shù):5 位置/觸點(diǎn)數(shù)量:160 安裝角:Right 類型:Shrouded Header 端接類型:Solder 外殼材料: 觸點(diǎn)材料: 觸點(diǎn)電鍍:
XC5A-0122BYOMR 制造商:Omron Corporation 功能描述:CONN DIN 41612 PL 100 POS 2.54MM SLDR RA TH - Bulk