參數資料
型號: XC5VLX220-2FF1760I
廠商: Xilinx Inc
文件頁數: 18/91頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 220K 1760FBGA
標準包裝: 1
系列: Virtex®-5 LX
LAB/CLB數: 17280
邏輯元件/單元數: 221184
RAM 位總計: 7077888
輸入/輸出數: 800
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1760-BBGA,F(xiàn)CBGA
供應商設備封裝: 1760-FCBGA
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-AFX-FF1760-500-G-ND - BOARD DEV VIRTEX 5 FF1760
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
25
CRC Block Switching Characteristics
Ethernet MAC Switching Characteristics
Consult UG194: Virtex-5 FPGA Tri-mode Ethernet Media Access Controller User Guide for further information.
Endpoint Block for PCI Express Designs Switching Characteristics
Consult UG197: Virtex-5 FPGA Integrated Endpoint Block for PCI Express Designs User Guide for further information.
JT_SJ750
Sinusoidal Jitter(4)(6)
750 Mb/s
0.57
UI
JT_SJ150
Sinusoidal Jitter(4)(6)
150 Mb/s
0.57
UI
SJ Jitter Tolerance with Stressed Eye(3)
JT_TJSE4.25
Total Jitter with Stressed
Eye(7)
4.25 Gb/s
0.69
UI
JT_SJSE4.25
Sinusoidal Jitter with
Stressed Eye(7)
4.25 Gb/s
0.1
UI
Notes:
1.
Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2.
Indicates the maximum offset between the receiver reference clock and the serial data. For example, a reference clock with ±100 ppm
resolution results in a maximum offset of 200 ppm between the reference clock and the serial data.
3.
All jitter values are based on a Bit Error Ratio of 1e–12.
4.
Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.
5.
PLL frequency at 1.6 GHz and OUTDIV = 1.
6.
GREFCLK can be used for serial data rates up to 1.0 Gb/s, but performance is not guaranteed.
7.
Composite jitter with RX equalizer enabled. DFE disabled.
Table 48: CRC Block Switching Characteristics
Symbol
Description
Speed Grade
Units
-3
-2
-1
FCRC
CRCCLK maximum frequency
325
270
MHz
Table 49: Maximum Ethernet MAC Performance
Symbol
Description
Conditions
Speed Grade
Units
-3
-2
-1
FTEMACCLIENT
Client interface maximum frequency
10 Mb/s – 8-bit width
1.25
MHz
100 Mb/s – 8-bit width
12.5
MHz
1000 Mb/s – 8-bit width
125
MHz
2000 Mb/s – 16-bit width
125
MHz
FTEMACPHY
Physical interface maximum frequency
10 Mb/s – 4-bit width
2.5
MHz
100 Mb/s – 4-bit width
25
MHz
1000 Mb/s – 8-bit width
125
MHz
2000 Mb/s – 8-bit width
250
MHz
Table 50: Maximum Performance for PCI Express Designs
Symbol
Description
Speed Grade
Units
-3
-2
-1
FPCIECORE
Core clock maximum frequency
250
MHz
FPCIEUSER
User clock maximum frequency
250
MHz
Table 47: GTX_DUAL Tile Receiver Switching Characteristics (Cont’d)
Symbol
Description
Min
Typ
Max
Units
相關PDF資料
PDF描述
XC6VHX565T-1FFG1924C IC FPGA VIRTEX 1924FCBGA
XC6VHX565T-1FFG1923C IC FPGA VIRTEX 1924FCBGA
XC6VHX380T-1FFG1924C IC FPGA VIRTEX 1924FCBGA
IDT71V016SA20BFG8 IC SRAM 1MBIT 20NS 48FBGA
XCV2000E-7FG1156C IC FPGA 1.8V C-TEMP 1156-FBGA
相關代理商/技術參數
參數描述
XC5VLX220-2FFG1760C 功能描述:IC FPGA VIRTEX-5 220K 1760FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數:100 邏輯元件/單元數:238 RAM 位總計:3200 輸入/輸出數:80 門數:3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
XC5VLX220-2FFG1760I 功能描述:IC FPGA VIRTEX-5 220K 1760FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數:100 邏輯元件/單元數:238 RAM 位總計:3200 輸入/輸出數:80 門數:3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
XC5VLX220-3FFG1760C 制造商:Xilinx 功能描述:
XC5VLX220T 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-5 Family Overview
XC5VLX220T-1FF1738C 功能描述:IC FPGA VIRTEX-5 220K 1738FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LXT 產品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數:100 邏輯元件/單元數:238 RAM 位總計:3200 輸入/輸出數:80 門數:3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)