- 您現(xiàn)在的位置：買賣IC網 > PDF目錄19907 > XCF16PFSG48C (Xilinx Inc)IC PROM SRL 1.8V 16M 48CSBGA PDF資料下載
參數(shù)資料
| 型號： | XCF16PFSG48C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 35/35頁 |
| 文件大小： | 0K |
| 描述： | IC PROM SRL 1.8V 16M 48CSBGA |
| 產品變化通告： | Package Assemble Change 01/Jan/2007 |
| 標準包裝： | 108 |
| 可編程類型： | 系統(tǒng)內可編程 |
| 存儲容量： | 16Mb |
| 電源電壓： | 1.65 V ~ 2 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 48-BFBGA，CSPBGA |
| 供應商設備封裝： | 48-CSP（8x9） |
| 包裝： | 托盤 |
| 產品目錄頁面： | 601 (CN2011-ZH PDF) |
| 其它名稱： | 122-1455 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁
Platform Flash In-System Programmable Configuration PROMs
DS123 (v2.18) May 19, 2010
Product Specification
9
R
Because of the 8 Mb minimum size requirement for
each revision, a single 16 Mb PROM can only store up
to two separate design revisions: one 16 Mb design
revision, one 8 Mb design revision, or two 8 Mb design
revisions.
A single 8 Mb PROM can store only one 8 Mb design
revision.
Larger design revisions can be split over several cascaded
PROMs. For example, two 32 Mb PROMs can store up to four
separate design revisions: one 64 Mb design revision, two
32 Mb design revisions, three 16 Mb design revisions, four
16 Mb design revisions, and so on. When cascading one
16 Mb PROM and one 8 Mb PROM, there are 24 Mb of
available space, and therefore up to three separate design
revisions can be stored: one 24 Mb design revision, two 8 Mb
design revisions, or three 8 Mb design revisions.
See Figure 5 for a few basic examples of how multiple
revisions can be stored. The design revision partitioning is
handled automatically during file generation in iMPACT.
During the PROM file creation, each design revision is
assigned a revision number:
Revision 0 = '00'
Revision 1 = '01'
Revision 2 = '10'
Revision 3 = '11'
After programming the Platform Flash PROM with a set of
design revisions, a particular design revision can be
selected using the external REV_SEL[1:0] pins or using the
internal programmable design revision control bits. The
EN_EXT_SEL pin determines if the external pins or internal
bits are used to select the design revision. When
EN_EXT_SEL is Low, design revision selection is controlled
by the external Revision Select pins, REV_SEL[1:0]. When
EN_EXT_SEL is High, design revision selection is
controlled by the internal programmable Revision Select
control bits. During power up, the design revision selection
inputs (pins or control bits) are sampled internally. After
power up, the design revision selection inputs are sampled
again when any of the following events occur:
On the rising edge of CE.
On the falling edge of OE/RESET (when CE is Low).
On the rising edge of CF (when CE is Low).
When reconfiguration is initiated by using the JTAG
CONFIG instruction.
The data from the selected design revision is then
presented on the FPGA configuration interface.
相關PDF資料 |
PDF描述 |
|---|---|
| AYM22DTBH | CONN EDGECARD 44POS R/A .156 SLD |
| GRM188R61A225ME34D | CAP CER 2.2UF 10V 20% X5R 0603 |
| RBC08DREI-S13 | CONN EDGECARD 16POS .100 EXTEND |
| ASM22DTBH | CONN EDGECARD 44POS R/A .156 SLD |
| XCF01SVOG20C | IC PROM SRL FOR 1M GATE 20-TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XCF16PFSG48C4039 | 制造商:Xilinx 功能描述: |
| XCF16PFSG48C4118 | 制造商:Xilinx 功能描述: |
| XCF16PV | 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
| XCF16PV048C | 制造商:Xilinx 功能描述: |
| XCF16PVG | 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
發(fā)布緊急采購，3分鐘左右您將得到回復。