參數資料
型號: XPC850CZT66BU
英文描述: Microprocessor
中文描述: 微處理器
文件頁數: 11/76頁
文件大?。?/td> 825K
代理商: XPC850CZT66BU
MOTOROLA
MPC850 (Rev. A/B/C) Hardware Specifications
11
Layout Practices
P
D
= P
INT
+ P
I/O
P
INT
= I
DD
x V
DD
,
watts—chip internal power
P
I/O
= Power dissipation on input and output pins—user determined
For most applications P
approximate relationship between P
D
and T
J
is:
P
D
= K
÷
(T
J
+ 273
°
C)
Solving equations (1) and (2) for K gives:
I/O
< 0.3
P
INT
and can be neglected. If P
I/O
is neglected
,
an
(2)
K = P
D
(T
A
+ 273
°
C) +
θ
JA
P
D
where K is a constant pertaining to the particular part. K can be determined from equation
(3) by measuring P
(at equilibrium) for a known T
. Using this value of K
,
the values of
P
D
and T
J
can be obtained by solving equations (1) and (2) iteratively for any value of T
A
.
2
(3)
5.1
Layout Practices
Each V
CC
pin on the MPC850 should be provided with a low-impedance path to the board’s
supply. Each GND pin should likewise be provided with a low-impedance path to ground.
The power supply pins drive distinct groups of logic on chip. The V
CC
power supply should
be bypassed to ground using at least four 0.1 μF by-pass capacitors located as close as
possible to the four sides of the package. The capacitor leads and associated printed circuit
traces connecting to chip V
CC
and GND should be kept to less than half an inch per capacitor
lead. A four-layer board is recommended, employing two inner layers as V
CC
and GND
planes.
All output pins on the MPC850 have fast rise and fall times. Printed circuit (PC) trace
interconnection length should be minimized in order to minimize undershoot and
reflections caused by these fast output switching times. This recommendation particularly
applies to the address and data busses. Maximum PC trace lengths of six inches are
recommended. Capacitance calculations should consider all device loads as well as
parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing
becomes especially critical in systems with higher capacitive loads because these loads
create higher transient currents in the V
CC
and GND circuits. Pull up all unused inputs or
signals that will be inputs during reset. Special care should be taken to minimize the noise
levels on the PLL supply pins.
相關PDF資料
PDF描述
XPC850DECZT50BU Microprocessor
XPC850DECZT66BU Microprocessor
XPC850DEZT50BU Microprocessor
XPC850SRZT66BU Microprocessor
XPC850SRZT80BU Microprocessor
相關代理商/技術參數
參數描述
XPC850CZT80B 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Communications Controller Hardware Specifications
XPC850DECVR50BU 功能描述:IC MPU POWERQUICC 50MHZ 256-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC8xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤
XPC850DECVR66BU 功能描述:IC MPU POWERQUICC 66MHZ 256-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC8xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤
XPC850DECZT50B 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Communications Controller Hardware Specifications
XPC850DECZT50BU 功能描述:IC MPU POWERQUICC 50MHZ 256-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC8xx 標準包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,FCBGA 供應商設備封裝:783-FCPBGA(29x29) 包裝:托盤