- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376454 > XR16L788 (Exar Corporation) HIGH PERFORMANCE OCTAL UART PDF資料下載
參數(shù)資料
| 型號： | XR16L788 |
| 廠商： | Exar Corporation |
| 英文描述： | HIGH PERFORMANCE OCTAL UART |
| 中文描述： | 高性能八進制的UART |
| 文件頁數(shù)： | 21/42頁 |
| 文件大?。?/td> | 557K |
| 代理商： | XR16L788 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
XR16L788 OCTAL UART
á
REV. 1.1.4
21
4.7
The receiver section contains an 8-bit Receive Shift
Register (RSR) and a byte-wide Receive Holding
Register (RHR). The RSR uses the 16X or 8X clock
for timing. It verifies and validates every bit on the in-
coming character in the middle of each data bit. On
the falling edge of a start or false start bit, an internal
receiver counter starts counting at the 16X (or 8X)
clock rate. After 8 (or 4) clocks the start bit period
should be at the center of the start bit. At this time the
start bit is sampled and if it is still a logic 0 it is validat-
ed. Evaluating the start bit in this manner prevents
the receiver from assembling a false character. The
rest of the data bits and stop bits are sampled and
validated in this same manner to prevent false fram-
ing. If there were any error(s), they are reported in the
LSR register bits 1- 4. Upon unloading the receive da-
ta byte from RHR, the receive FIFO pointer is
bumped and the error flags are immediately updated
to reflect the status of the data byte in RHR register.
RHR can generate a receive data ready interrupt up-
on receiving a character or delay until it reaches the
FIFO trigger level. Furthermore, data delivery to the
host is guaranteed by a receive data ready time-out
function when receive data does not reach the re-
ceive FIFO trigger level. This time-out delay is 4 word
lengths as defined by LCR[1,0] plus 12 bits time. The
RHR interrupt is enabled by IER bit-0.
R
ECEIVER
4.8
4.8.1
The receive holding register is a 8-bit register that
holds a receive data byte from the receive shift regis-
ter (RSR). It provides the receive data interface to the
host processor. The host reads the receive data byte
on this register whenever a data byte is transferred
from the RSR. RHR also part of the receive FIFO of
64 bytes by 11-bit wide, 3 extra bits are for the error
flags to be in LSR register. When the FIFO is enabled
by FCR bit-0, it acts as the first-out register of the
FIFO as new data are put over the first-in register. Ev-
ery time a read operation is made to the receive hold-
ing register, its FIFO data pointer is automatically
bumped to the next sequential data location. Also, the
error flags associated with the data byte are immedi-
ately updated onto the line status register (LSR) bits
1-4.
4.8.2
Baud Rate Generator Divisors (DLL and
DLM)
The Baud Rate Generator (BRG) is a 16-bit counter
that generates the data rate for the transmitter and re-
ceiver. The rate is programmed through registers DLL
and DLM which are only accessible when LCR bit-7 is
set to logic 1. See Programmable Baud Rate Genera-
tor section for more detail.
R
EGISTERS
Receive Holding Register (RHR)
F
IGURE
12. T
RANSMITTER
O
PERATION
IN
FIFO
AND
F
LOW
C
ONTROL
M
ODE
Transmit Data Shift Register
(TSR)
Transmit
Data Byte
THR Interrupt (ISR bit-1) falls
below Programmed Trigger
Level (TXTRG) and then
when becomes empty. FIFO
is Enabled by FCR bit-0=1
Transmit
FIFO
(64-Byte)
TXFIFO1
16X or 8X Clock
(8XMODE Register)
Auto CTS Flow Control (CTS# pin)
Auto Software Flow Control
Flow Control Characters
(Xoff1/2 and Xon1/2 Reg.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16L788CQ | HIGH PERFORMANCE OCTAL UART |
| XR16L788IQ | HIGH PERFORMANCE OCTAL UART |
| XR17C154 | Tip, Offset Tapered Needle, 1mm Diameter |
| XR17C154CV | Burner |
| XR17C154IV | Tools, Heatgun; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR16L788_05 | 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE 2.97V TO 5.5V OCTAL UART |
| XR16L788_08 | 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE 2.97V TO 5.5V OCTAL UART |
| XR16L788CQ | 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE 2.97V TO 5.5V OCTAL UART |
| XR16L788CQ-0A-EVB | 功能描述:UART 接口集成電路 Supports L788 100 ld QFP, ISA Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16L788CQ-0B-EVB | 功能描述:界面開發(fā)工具 Supports L788 100 ld QFP, PCI Interface RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。