REV. 1.1.1 2.5 DMA Mode The device does not support direct memory a" />
參數(shù)資料
型號: XR68M752IM48-F
廠商: Exar Corporation
文件頁數(shù): 4/54頁
文件大小: 0K
描述: IC UART FIFO 64B DUAL 48TQFP
標準包裝: 250
特點: *
通道數(shù): 2,DUART
FIFO's: 64 字節(jié)
規(guī)程: RS232,RS422,RS485
電源電壓: 1.62 V ~ 3.63 V
帶自動流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動位檢測功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 48-TQFP
供應(yīng)商設(shè)備封裝: 48-TQFP(7x7)
包裝: 托盤
其它名稱: 1016-1479
1016-1479-ND
1016-1642
XR68M752IM48-F-ND
XR16M752/XR68M752
12
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
REV. 1.1.1
2.5
DMA Mode
The device does not support direct memory access. The DMA Mode (a legacy term) in this document doesn’t
mean “direct memory access” but refers to data block transfer operation. The DMA mode affects the state of
the RXRDY# A/B and TXRDY# A/B output pins. The transmit and receive FIFO trigger levels provide additional
flexibility to the user for block mode operation. The LSR bits 5-6 provide an indication when the transmitter is
empty or has an empty location(s) for more data. The user can optionally operate the transmit and receive
FIFO in the DMA mode (FCR bit-3=1). When the transmit and receive FIFO are enabled and the DMA mode is
disabled (FCR bit-3 = 0), the M752 is placed in single-character mode for data transmit or receive operation.
When DMA mode is enabled (FCR bit-3 = 1), the user takes advantage of block mode operation by loading or
unloading the FIFO in a block sequence determined by the programmed trigger level. In this mode, the M752
sets the TXRDY# pin when the transmit FIFO becomes full, and sets the RXRDY# pin when the receive FIFO
becomes empty. The following table shows their behavior. Also see Figures 20 through 25.
TABLE 3: TXRDY# AND RXRDY# OUTPUTS IN FIFO AND DMA MODE
PINS
FCR BIT-0=0
(FIFO DISABLED)
FCR BIT-0=1 (FIFO ENABLED)
FCR Bit-3 = 0
(DMA Mode Disabled)
FCR Bit-3 = 1
(DMA Mode Enabled)
RXRDY# A/B LOW = 1 byte.
HIGH = no data.
LOW = at least 1 byte in FIFO.
HIGH = FIFO empty.
HIGH to LOW transition when FIFO reaches the
trigger level, or time-out occurs.
LOW to HIGH transition when FIFO empties or
LSR[7] = 1.
TXRDY# A/B LOW = THR empty.
HIGH = byte in THR.
LOW = FIFO empty.
HIGH = at least 1 byte in FIFO.
LOW = FIFO is below the trigger level.
HIGH = FIFO is full.
2.6
INTA and INTB Outputs
The INTA and INTB interrupt output changes according to the operating mode and enhanced features setup.
Table 4 and 5 summarize the operating behavior for the transmitter and receiver. Also see Figures 20
through 25.
TABLE 4: INTA AND INTB PINS OPERATION FOR TRANSMITTER
Auto RS485
Mode
FCR BIT-0 = 0
(FIFO DISABLED)
FCR BIT-0 = 1 (FIFO ENABLED)
INTA/B Pin
NO
LOW = a byte in THR
HIGH = THR empty
LOW = FIFO above trigger level
HIGH = FIFO below trigger level or FIFO empty
INTA/B Pin
YES
LOW = a byte in THR
HIGH = transmitter empty
LOW = FIFO above trigger level
HIGH = FIFO below trigger level or transmitter empty
TABLE 5: INTA AND INTB PIN OPERATION FOR RECEIVER
FCR BIT-0 = 0
(FIFO DISABLED)
FCR BIT-0 = 1
(FIFO ENABLED)
INTA/B Pin
LOW = no data
HIGH = 1 byte
LOW = FIFO below trigger level
HIGH = FIFO above trigger level
相關(guān)PDF資料
PDF描述
XR16M752IM48-F IC UART FIFO 34B DUAL 48TQFP
ST16C450CQ48-F IC UART SINGLE 48TQFP
ST16C2450IQ48-F IC UART FIFO DUAL 48TQFP
MAX7314AEG+T IC I/O EXPANDER I2C 16B 24QSOP
ST16C550IQ48-F IC UART FIFO 16B SGL 48TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR68M752IM48TR-F 制造商:Exar Corporation 功能描述:XR68M752 Series 16 Mbps High Performance DUART With 64-Byte FIFO - TQFP-48
XR7090AA-BC-0001 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp㈢ XR LED Binning and Labeling
XR7090AA-BC-DD-EF-G-HHHH 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp㈢ XR LED Binning and Labeling
XR7090-AM-L1-0001 制造商:Cree 功能描述:LED AMBER XR 制造商:Cree 功能描述:LED, AMBER, XR 制造商:Cree 功能描述:LED, HIGH BRIGHTNESS, RED ORANGE, 67.2LM; Series:XLamp XR; LED Color:Amber; Luminous Flux @ Test:42lm; Wavelength Typ:595nm; Forward Current @ Test:350mA; Forward Current If Max:700mA; Forward Voltage @ Test:2.25V; Viewing Angle:100;RoHS Compliant: Yes
XR7090AM-L1-0001 制造商:Cree 功能描述:LED Uni-Color Amber 2-Pin SMD