REV. 1.1.1 HIGH PERFORMANCE DUART WITH 64-BYTE FIFO RTSB# 15 22 G5 O UART channel B Request-to-Send (active low) or general" />
參數(shù)資料
型號： XR68M752IM48-F
廠商： Exar Corporation
文件頁數(shù)： 52/54頁
文件大?。?/td> 0K
描述： IC UART FIFO 64B DUAL 48TQFP
標(biāo)準(zhǔn)包裝： 250
特點(diǎn)： *
通道數(shù)： 2，DUART
FIFO's： 64 字節(jié)
規(guī)程： RS232，RS422，RS485
電源電壓： 1.62 V ~ 3.63 V
帶自動流量控制功能： 是
帶IrDA 編碼器/解碼器： 是
帶故障啟動位檢測功能： 是
帶調(diào)制解調(diào)器控制功能： 是
帶CMOS： 是
安裝類型： 表面貼裝
封裝/外殼： 48-TQFP
供應(yīng)商設(shè)備封裝： 48-TQFP（7x7）
包裝： 托盤
其它名稱： 1016-1479
1016-1479-ND
1016-1642
XR68M752IM48-F-ND
XR16M752/XR68M752
7
REV. 1.1.1
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
RTSB#
15
22
G5
O
UART channel B Request-to-Send (active low) or general
purpose output. This port must be asserted prior to using
auto RTS flow control, see EFR[6] and IER[6]. For auto
RS485 half-duplex direction control, see DLD[6].
CTSB#
16
23
F6
I
UART channel B Clear-to-Send (active low) or general
purpose input. It can be used for auto CTS flow control,
see EFR[7] and IER[7]. This input should be connected to
VCC or GND when not used.
DTRB#
-
35
C7
O
UART channel B Data-Terminal-Ready (active low) or
general purpose output. If it is not used, leave it uncon-
nected.
DSRB#
-
20
F5
I
UART channel B Data-Set-Ready (active low) or general
purpose input. This input should be connected to VCC or
GND when not used.
CDB#
-
16
F3
I
UART channel B Carrier-Detect (active low) or general
purpose input. This input should be connected to VCC or
GND when not used.
RIB#
-
21
E4
I
UART channel B Ring-Indicator (active low) or general
purpose input. This input should be connected to VCC or
GND when not used.
OP2B#
-
9
E3
O
Output Port 2 Channel B - The output state is defined by
the user and through the software setting of MCR[3].
INTB is set to the active mode and OP2B# output LOW
when MCR[3] is set to a logic 1. INTB is set to the three
state mode and OP2B# output HIGH when MCR[3] is set
to a logic 0. See MCR[3]. If INTB is used, this output
should not be used as a general output else it will disturb
the INTB output functionality.
ANCILLARY SIGNALS
XTAL1
10
13
G1
I
Crystal or external clock input.
XTAL2
11
14
G2
O
Crystal or buffered clock output.
PwrSave
-
F1
I
PowerSave (active high, internal pull-down resistor). This
feature isolates the 752’s data bus interface from the host
preventing other bus activities that cause higher power
drain during sleep mode. See Sleep Mode with Auto
Wake-up and PowerSave Feature section for details.
16/68#
17
24
G6
I
Intel or Motorola Bus Select (internal pull-up resistor).
This pin is not available for the XR16M752. This pin is
available for the XR68M752 only.
When 16/68# pin is HIGH, 16 or Intel Mode, the device
will operate in the Intel bus type of interface.
When 16/68# pin is LOW, 68 or Motorola mode, the
device will operate in the Motorola bus type of interface.
Pin Description
NAME
32-QFN
PIN #
48-TQFP
PIN #
49-STBGA
PIN #
TYPE
DESCRIPTION
相關(guān)PDF資料
PDF描述
XR16M752IM48-F IC UART FIFO 34B DUAL 48TQFP
ST16C450CQ48-F IC UART SINGLE 48TQFP
ST16C2450IQ48-F IC UART FIFO DUAL 48TQFP
MAX7314AEG+T IC I/O EXPANDER I2C 16B 24QSOP
ST16C550IQ48-F IC UART FIFO 16B SGL 48TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR68M752IM48TR-F 制造商:Exar Corporation 功能描述:XR68M752 Series 16 Mbps High Performance DUART With 64-Byte FIFO - TQFP-48
XR7090AA-BC-0001 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp㈢ XR LED Binning and Labeling
XR7090AA-BC-DD-EF-G-HHHH 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp㈢ XR LED Binning and Labeling
XR7090-AM-L1-0001 制造商:Cree 功能描述:LED AMBER XR 制造商:Cree 功能描述:LED, AMBER, XR 制造商:Cree 功能描述:LED, HIGH BRIGHTNESS, RED ORANGE, 67.2LM; Series:XLamp XR; LED Color:Amber; Luminous Flux @ Test:42lm; Wavelength Typ:595nm; Forward Current @ Test:350mA; Forward Current If Max:700mA; Forward Voltage @ Test:2.25V; Viewing Angle:100;RoHS Compliant: Yes
XR7090AM-L1-0001 制造商:Cree 功能描述:LED Uni-Color Amber 2-Pin SMD
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*