PIN DESCRIPTIONS (BY FUNCT" />
參數(shù)資料
型號: XRT75VL00DIVTR
廠商: Exar Corporation
文件頁數(shù): 89/92頁
文件大?。?/td> 0K
描述: IC LIU E3/DS3/STS-1 1CH 52TQFP
標準包裝: 1,000
類型: 線路接口裝置(LIU)
驅動器/接收器數(shù): 1/1
規(guī)程: DS3,E3,STS-1
電源電壓: 3.135 V ~ 3.465 V
安裝類型: 表面貼裝
封裝/外殼: 52-LQFP
供應商設備封裝: 52-TQFP(10x10)
包裝: 帶卷 (TR)
XRT75VL00D
4
REV. 1.0.4
E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
PIN DESCRIPTIONS (BY FUNCTION)
TRANSMIT INTERFACE
PIN #
SIGNAL NAME
TYPE
DESCRIPTION
4
TxON
I
Transmitter ON Input
Setting this input pin "High" turns on the Transmitter.
NOTES:
1.
Even when the XRT75VL00D is configured in HOST mode, this pin still
controls the TTIP and TRING outputs
2.
When the Transmitter is turned off either in Host or Hardware mode,the
TTIP and TRING outputs are Tri-stated.
3.
This pin is internally pulled down
46
TxClk
I
Transmit Clock Input for TPData and TNData
The frequency accuracy of this input clock must be of nominal bit rate ± 20 ppm.
The duty cycle can be 30%-70%.
The XRT75VL00D samples the TPData and TNData pins on the falling or rising
edge of TxClk signal based on the status of TxClkINV pin (in Hardware mode)
or the status of the bit in the Channel Register (in HOST mode).
26
TxClkINV/
SClk
I
Transmit Clock Invert or Serial Clock Input:
Function of this depends on whether the XRT75VL00D is configured to operate
in Hardware mode or Host mode.
In Hardware mode, setting this input pin “High” configures the Transmitter to
sample the TPData and TNData data on the rising edge of the TxClk.
NOTE: If the XRT75VL00D is configured in HOST mode, this pin functions as
SClk input pin (please refer to the pin description for Microprocessor
interface).
48
TNData
I
Transmit Negative Data Input
If the XRT75VL00D is configured in Dual-rail mode, this pin is sampled on the
falling or rising edge of TxClk based on the status of the TClkINV pin (in Hard-
ware mode) or the status of the control bit in the Channel Register (in HOST
mode).
NOTES:
1.
This input pin is ignored and should be tied to GND if the Transmitter
Section is configured to accept Single-Rail data from the Terminal
Equipment.
47
TPData
I
Transmit Positive Data Input
The XRT75VL00D samples this pin on the falling or rising edge of TxClk based
on the status of the TClkINV pin (in Hardware mode) or the status of the control
bit in the Channel Register (in HOST mode).
50
TTIP
O
Transmit TTIP Output
The XRT75VL00D uses this pin along with TRING to transmit a bipolar signal to
the line using a 1:1 transformer.
相關PDF資料
PDF描述
MS27468T9B35S EDR CONN RCPT 6POS JAM NUT W/SCKT
MS27466T23B35SD CONN RCPT 100POS WALL MNT W/SCKT
MS27466E15A35P CONN RCPT 37POS WALL MNT W/PINS
VI-B40-IV-F1 CONVERTER MOD DC/DC 5V 150W
MS27497T10B5PA CONN RCPT 5POS WALL MNT W/PINS
相關代理商/技術參數(shù)
參數(shù)描述
XRT75VL00DIVTR-F 功能描述:時鐘合成器/抖動清除器 3.3V 1 CH E3/DS3/STS W/SONET DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75VL00ES 功能描述:時鐘合成器/抖動清除器 1CHT3/E3/STS1LIU+A 3.3V VOLTAGE DRIVE RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75VL00IV 功能描述:外圍驅動器與原件 - PCI 3.3V 1 CH E3/DS3/STS W/JITTER ATTEN RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT75VL00IV-F 功能描述:外圍驅動器與原件 - PCI 3.3V 1 CH E3/DS3/STS W/JITTER ATTEN RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT75VL00IVTR 功能描述:時鐘合成器/抖動清除器 3.3V 1 CH E3/DS3/STS W/JITTER ATTEN RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel