參數(shù)資料
型號(hào): XRT86VL38_2
廠商: Exar Corporation
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁數(shù): 49/160頁
文件大小: 860K
代理商: XRT86VL38_2
XRT86VL38
44
REV. V1.2.0
OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
T
ABLE
29: G
APPED
C
LOCK
C
ONTROL
R
EGISTER
(GCCR) H
EX
A
DDRESS
: 0
X
n11E
B
IT
F
UNCTION
T
YPE
D
EFAULT
D
ESCRIPTION
-O
PERATION
7
FrOutclk
R/W
0
Framer Output Clock Reference
This bit is used to enable or disable high-speed T1 rate on the
T1OSCCLK and the E1OSCCLK output pins.
By default, the output clock reference on T1OSCCLK and
E1OSCCLK output pins are set to 1.544MHz/2.048MHz respectively.
By setting this bit to a “1”, the output clock reference on the
T1OSCLK and the E1OSCCLK are changed to 49.408MHz/
65.536MHz respectively.
0 = Disables high-speed rate to be output on the T1OSCCLK and
E1OSCCLK output pins.
1 = Enables high-speed rate to be output on the T1OSCCLK and
E1OSCCLK output pins.
[6:2] Reserved
-
-
Reserved
1
TxGCCR
R/W
0
Transmit Gapped Clock Interface
This bit is used to enable or disable the transmit gapped clock inter-
face operating at 2.048Mbit/s in DS-1 mode. In this application, 63
gaps (missing data) are inserted so that the overall bit rate is reduced
to 1.544Mbit/s.
If the transmit Gapped Clock Interface is enabled:
TxMSYNC is used as the 2.048MHz Gapped Clock Input.
TxSER is used as the 2.048MHz Gapped Data Input.
TxSERCLK must be a 1.544MHz clock input.
0 = Disables the transmit gapped clock interface.
1 = Enables the transmit gapped clock interface.
0
RxGCCR
R/W
0
Receive Gapped Clock Interface
This bit is used to enable or disable the receive gapped clock inter-
face operating at 2.048Mbit/s in DS-1 mode. In this application, 63
gaps (missing data) are extracted so that the overall bit rate is
reduced to 1.544Mbit/s.
If the Receive Gapped Clock Interface is enabled:
RxSERCLK should be configured as a Gapped clock input at
2.048MHz so that a 2.048MHz Gapped Clock can be applied to the
Framer block.
RxSER is used as the 2.048MHz Gapped Data Output. The position
of the gaps will be determined by the gaps placed on RxSERCLK by
the user.
0 = Disables the Receive Gapped Clock Interface
1 = Enables the Receive Gapped Clock Interface
相關(guān)PDF資料
PDF描述
XRT86VL38IB Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
XRT86VL38IB484 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
XRT86VL38_07 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
XRT86VL38 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
XRT86VL38_1 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT86VL38ES 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT86VL38ES484 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT86VL38IB 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8 IND FULL DPLX FIFO TWO-FRAME CAS CCS RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT86VL38IB484 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8 IND FULL DPLX FIFO TWO-FRAME CAS CCS RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT86VL38IB484-F 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray