XRT86VL38
113
OCTAL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
REV. V1.2.1
4
COFA Status
RUR/
WC
0
Change of FAS Framing Alignment (COFA) Interrupt Status
This Reset-Upon-Read bit field indicates whether or not the “Change of
FAS Framing Alignment” interrupt has occurred since the last read of this
register.
If this interrupt is enabled, then the Receive E1 Framer block will
generate an interrupt whenever the Receive E1 Framer block detects a
Change of FAS Framing Alignment Signal (e.g., the FAS bits have
appeared to move to a different location within the incoming E1 data
stream).
0 = Indicates that the “Change of FAS Framing Alignment (COFA)” inter-
rupt has not occurred since the last read of this register.
1 = Indicates that the “Change of FAS Framing Alignment (COFA)” inter-
rupt has occurred since the last read of this register.
3
LOF Status
RUR/
WC
0
Change in Loss of Frame Condition Interrupt Status
.
This Reset-Upon-Read bit field indicates whether or not the “Change in
Receive Loss of Frame Condition” interrupt has occurred since the last
read of this register.
If this interrupt is enabled, then the Receive E1 Framer block will generate
an interrupt in response to either one of the following
conditions.
1.
Whenever the Receive E1 Framer block declares the Loss of Frame
condition.
2.
Whenever the Receive E1 Framer block clears the Loss of Frame
condition
0 = Indicates that the “Change in Receive Loss of Frame condition” inter-
rupt has not occurred since the last read of this register
1 = Indicates that the “Change in Receive Loss of Frame condition” inter-
rupt has occurred since the last read of this register
2
FMD Status
RUR/
WC
0
Frame Mimic Detection Interrupt Status
This Reset-Upon-Read bit field indicates whether or not the “Frame Mimic
Detection” interrupt has occurred since the last read of this register.
If this interrupt is enabled, then the Receive E1 Framer block will
generate an interrupt whenever the Receive E1 Framer block detects the
presence of Frame Mimic bits (i.e., the Payload bits have appeared to
mimic the Framing pattern within the incoming E1 data stream).
0 = Indicates that the “Frame Mimic Detection” interrupt has not occurred
since the last read of this register.
1 = Indicates that the “Frame Mimic Detection” interrupt has occurred since
the last read of this register.
T
ABLE
99: F
RAMER
I
NTERRUPT
S
TATUS
R
EGISTER
(FISR) H
EX
A
DDRESS
: 0
X
nB04
B
IT
F
UNCTION
T
YPE
D
EFAULT
D
ESCRIPTION
-O
PERATION