- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376464 > XRT94L31_07 (Exar Corporation) 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC PDF資料下載
參數(shù)資料
| 型號： | XRT94L31_07 |
| 廠商： | Exar Corporation |
| 英文描述： | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC |
| 中文描述： | 3通道DS3/E3/STS-1給STS-3/STM-1映射器集成電路 |
| 文件頁數(shù)： | 34/133頁 |
| 文件大?。?/td> | 1014K |
| 代理商： | XRT94L31_07 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
XRT94L31
34
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
REV. 1.0.1
AF19
AG21
AE17
STUFFCNTL_0/
TXHDLC_CLK_0
STUFFCNTL_1/
TXHDLC_CLK_1
STUFFCNTL_2/
TXHDLC_CLK_2
I/O
TTL/
CMOS
STUFFCNTL_n/TxHDLC_CLK_n:
The function of this input pin depends upon (1) whether or not the
XRT94L31 has been configured to operate in the ATM UNI/PLCP Mode
and (2) whether a given DS3/E3 Framer block/Channel has been config-
ured to operate in the High-Speed HDLC Controller Mode, as described
below.
STUFFCNT_n:Transmit PLCP Processor block Nibble-Stuff Control
Input pin - ATM UNI Mode Only:
This pin only functions in this particular role if the XRT94L31 has been
configured to operate in the ATM UNI Mode.
TxHDLC_CLK[2:0]:Transmit HDLC Controller block Clock output
signal - High-Speed HDLC Controller Mode Only:
This output signal functions as the demand clock for the Transmit HDLC
Controller, associated with the DS3/E3 Framer blocks. Whenever the
user pulls the Snd_Msg input pin "High" then the Transmit HDLC Con-
troller block begins to sample and latch the contents of the TxHDL-
CDat[7:0] input pins upon the falling edge of this clock signal. The user
is advised to configure their terminal equipment circuitry to output (or
place) data onto the TxHDLCDat[7:0] bus upon the rising edge of this
clock signal.
Since the Transmit HDLC Controller block is sampling and latching 8-bits
of data at a given time, it may be assumed that the frequency of the
TxHDLC_CLK_n output signal is either 34.368MHz/8 or 44.736MHz/8.
In general, this presumption is true. However, because the Transmit
HDLC Controller block is also performing Zero-Stuffing of the user data
that it accepts from the Terminal Equipment, the frequency of this signal
may be slower.
N
OTE
:
If the DS3/E3 Framer block has NOT been configured to operate
in the High-Speed HDLC Controller Mode, tie this pin to GND.
AC17
AD17
AG20
EIGHTKHZSYNC_0/
RXHDLC_CLK_0
EIGHTKHZSYNC_1/
RXHDLC_CLK_1
EIGHTKHZSYNC_2/
RXHDLC_CLK_2
I/O
TTL/
CMOS
EIGHTKHZSYNC_n/RXHDLC_CLK_n:
The function of this input pin depends upon (1) whether or not the
XRT94L31 has been configured to operate in the ATM UNI/PLCP Mode
and (2) whether a given DS3/E3 Framer Block/Channel has been config-
ured to operate in the High-Speed HDLC Controller Mode, as described
below.
EIGHTKHZSYNC_n: Transmit PLCP Processor Block 8kHz Framing
Alignment Input - ATM UNI Mode Only:
This pin only functions in this particular role if the XRT94L31 has been
configured to operate in the ATM UNI Mode.
RxHDLC_CLK_n: Receive High-Speed HDLC Controller Output
Interface block - Clock output signal - High-Speed HDLC Controller
over DS3/STS-3 Mode Only:
The Receive High-Speed HDLC Controller Output Interface block out-
puts data via the RxHDLCDat_n[7:0] output pins upon the rising edge of
this clock signal. The user is advised to configure the terminal equip-
ment to sample the contents of the RxHDLCDat_n[7:0] output pins upon
the falling edge of this clock signal.
N
OTE
:
If the DS3/E3 Framer block has NOT been configured to operate
in the High-Speed HDLC Controller Mode, tie this pin to GND.
D27
TXPERR
I
TTL
For Mapper applications, please connect this pin to GND.
G25
TxPEOP
I
TTL
For Mapper applications, please connect this pin to GND.
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相關PDF資料 |
PDF描述 |
|---|---|
| XRT94L31 | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER |
| XRT94L31IB | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER |
| XRT94L43A | SONET/SDH OC-12 TO 12XDS3/E3 MAPPER |
| XRT94L43 | SONET/SDH STS-12/STM-4 TO E3/DS3/STS-1 MAPPER/DEMAPPER |
| XRT94L43IB | SONET/SDH STS-12/STM-4 TO E3/DS3/STS-1 MAPPER/DEMAPPER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRT94L31ES-L04 | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT94L31IB | 功能描述:網(wǎng)絡控制器與處理器 IC Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT94L31IB-F | 功能描述:網(wǎng)絡控制器與處理器 IC Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT94L31IB-L | 功能描述:網(wǎng)絡控制器與處理器 IC Mapper / Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT94L33 | 制造商:EXAR 制造商全稱:EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復。